The DP83TC815-Q1 incorporates the Reduced Media Independent Interface (RMII) as defined in the RMII Revision 1.2 and 1.0 from the RMII consortium. The purpose of this interface is to provide a reduced pin count alternative to the IEEE 802.3u MII as specified in Clause 22. Architecturally, the RMII specification provides an additional reconciliation layer on either side of the MII, but can be implemented in the absence of an MII.

The DP83TC815-Q1 offers two types of RMII operations: RMII Follower and RMII Leader. In RMII Follower Mode, the DP83TC815-Q1 operates off a 50MHz CMOS-level oscillator, which is either provided by the MAC or synchronous to the MAC reference clock. In RMII Leader operation, the DP83TC815-Q1 operates off of either a 25MHz CMOS-level oscillator connected to XI pin or a 25MHz crystal connected across XI and XO pins. When bootstrapping to RMII Leader Mode, a 50MHz output clock is automatically enabled on RX_D3. This 50MHz output clock must be routed to the MAC.

RMII Leader mode can be configured through straps or by programming register 0x0648. RMII Follower mode can only be configured through straps on RX_D[2:0] pins. For RMII Follower Mode, besides placing appropriate strap resistors, program register 0x0432 to value 0x0004 as well.

The RMII specification has the following characteristics:

• Single clock reference shared between MAC and PHY
• Provides independent 2-bit wide transmit and receive data paths

In this mode, data transfers are two bits for every clock cycle using the 50MHz reference clock for both transmit and receive paths.

The RMII signals are summarized in Table 7-28:

Figure 7-21 RMII Signaling

RMII Follower: Data on TX_D[1:0] are latched at the PHY with reference to the rising edge of the reference clock at the XI pin. Data is presented on RX_D[1:0] with reference to the same rising clock edges at the XI pin.

RMII Leader: Data on TX_D[1:0] are latched at the PHY with reference to the rising edge of the reference clock at the RX_D3 pin. Data is presented on RX_D[1:0] with reference to the same rising clock edges at the RX_D3 pin.

The DP83TC815-Q1 RMII supplies an RX_DV signal, which provides a simpler method to recover receive data without the need to separate RX_DV from the CRS_DV indication. RX_ER is also supported even though it is not required by the RMII specification.

RMII includes a programmable FIFO to adjust for the frequency differences between the reference clock and the recovered clock. The programmable FIFO, located in the register 0x0011[9:8] and register 0x0648[9:7], minimizes internal propagation delay based on expected maximum packet size and clock accuracy.