SPRZ398K November 2012 – September 2024 DRA745 , DRA746 , DRA750 , DRA756
System I2C Hang Due to Miss of Bus Clear Support
Low
There is no H/W mechanism preventing violating below I2C Bus clear standard requirement.
If the data line (SDA) is stuck LOW, the master should send 9 clock pulses. The device that held the bus LOW should release it sometime within those 9 clocks. If not, then use the HW reset or cycle power to clear the bus.
Sys_Warmreset doesn't reset the I2C IP it does at IC level.
So, once the situation is reached, IC is seeing bus busy status bit.
I2C SW handler could be programmed to detect such a locked situation. In this case, it will check the Bus Busy bit and issue the needed clock pulses.
SR 2.0, 1.1, 1.0
TDA2x: 2.0, 1.1, 1.0
DRA75x, DRA74x: 2.0, 1.1, 1.0
AM572x: 2.0, 1.1