Check that the correct voltages are applied to the correct power pins on the chip and that the required current can be supplied.
Zero Ω resistors in line with core and other power sections of the board are recommended for initial PCB proto builds if you want to measure power. You can then remove the 0 Ω resistor in production builds.
Proper power supplies sequencing is required in cooperation with resets and clocks. For the recommended power sequencing requirements, see the device-specific data sheet.
TI SmartReflex™ solution is strictly recommended for CVDD rail of KeyStone devices. SmartReflex reduces device power consumption and ensures the proper operation across the temperature range. For better understanding of SmartReflex, see SmartReflex™ power and performance management technologies.
The power supply solutions need to have remote sensing to compensate for resistive drop of the power path. For more information, see Remote sensing for power supplies.
CVDD1 supply cannot be connected to the adaptive voltage scaling (AVS) supply used for CVDD and must be generated by the separate power circuit.
The DDR3 interface requires a VTT termination at the end of the fly-by chain for the DDR3 address and control signals. The VTT termination voltage is generated using a special push/pull termination regulator specifically designed to meet the VTT requirements for DDR3.
The VTT regulator provides voltage rail for DDR reference voltage also. If not, the voltage divider can be used. If a resistor divider is used, the VREFSSTL source voltage must be generated from the DVDD15.
KeyStone devices contain multiple analog power pins that provide power to sensitive analog circuitry like PLLs, DLLs and serializer/deserializer (SerDes) buffers and terminations. These must be attached to filtered power sources. These filter solutions must match the recommendations in the device-specific Hardware Design Guide. For the link, see Section 2.
For decoupling solutions, make sure that you are referring to the the device-specific Hardware Design Guide. For the link, see Section 2.