ZHCSQ68A May 2022 – December 2022 TLIN1431-Q1
PRODUCTION DATA
PWM2_CNTL2 is shown in Figure 8-79 and described in Table 8-35
Return to Summary Table.
Set the two most significant bit for the 10-bit PWM2. These work with register h'24 PWM2_CNTL3.
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PWM2_RSVD | PWM2_DC_MSB | ||||||
| R-0b | R/W-00b | ||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 7-2 | PWM2_RSVD | R | 0b | Reserved |
| 1-0 | PWM2_DC_MSB | R/W | 00b | Most significant two bits for 10-bit PWM2 duty cycle select. Works with 'h24[7:0] 00b = 100% off when used with 'h24[7:0] and it is 00h xxb = on time with an increase of ~ 0.1% when used with 'h24[7:0] 11b = 100% of when used with 'h24[7:0] and it is FFh |