ZHCSJR4D January 2019 – June 2024 UCC21710-Q1
PRODUCTION DATA
- 1
- 1 特性
- 2 應用
- 3 說明
- 4 Pin Configuration and Functions
-
5 Specifications
- 5.1 Absolute Maximum Ratings
- 5.2 ESD Ratings
- 5.3 Recommended Operating Conditions
- 5.4 Thermal Information
- 5.5 Power Ratings
- 5.6 Insulation Specifications
- 5.7 Safety-Related Certifications
- 5.8 Safety Limiting Values
- 5.9 Electrical Characteristics
- 5.10 Switching Characteristics
- 5.11 Insulation Characteristics Curves
- 5.12 Typical Characteristics
- 6 Parameter Measurement Information
-
7 Detailed Description
- 7.1 Overview
- 7.2 Functional Block Diagram
- 7.3
Feature Description
- 7.3.1 Power Supply
- 7.3.2 Driver Stage
- 7.3.3 VCC and VDD Undervoltage Lockout (UVLO)
- 7.3.4 Active Pulldown
- 7.3.5 Short Circuit Clamping
- 7.3.6 Internal Active Miller Clamp
- 7.3.7 Overcurrent and Short Circuit Protection
- 7.3.8 Soft Turn-off
- 7.3.9 Fault ( FLT, Reset and Enable ( RST/EN)
- 7.3.10 Isolated Analog to PWM Signal Function
- 7.4 Device Functional Modes
-
8 Applications and Implementation
- 8.1 Application Information
- 8.2
Typical Application
- 8.2.1 Design Requirements
- 8.2.2
Detailed Design Procedure
- 8.2.2.1 Input filters for IN+, IN- and RST/EN
- 8.2.2.2 PWM Interlock of IN+ and IN-
- 8.2.2.3 FLT, RDY and RST/EN Pin Circuitry
- 8.2.2.4 RST/EN Pin Control
- 8.2.2.5 Turn on and turn off gate resistors
- 8.2.2.6 Overcurrent and Short Circuit Protection
- 8.2.2.7 Isolated Analog Signal Sensing
- 8.2.2.8 Higher Output Current Using an External Current Buffer
- 9 Power Supply Recommendations
- 10Layout
- 11Device and Documentation Support
- 12Revision History
- 13Mechanical, Packaging, and Orderable Information
6.1.1 Regular Turn-OFF
Figure 7-1 shows the propagation delay measurement for non-inverting configurations. Figure 7-2 shows the propagation delay measurement with the inverting configurations.
Figure 6-1 Non-inverting Logic Propagation Delay Measurement
Figure 6-2 Inverting
Logic Propagation Delay Measurement