ZHCSEC3F October 2015 – January 2025 DP83867CS , DP83867E , DP83867IS
PRODUCTION DATA
請參考 PDF 數(shù)據(jù)表獲取器件具體的封裝圖。
| BIT | BIT NAME | DEFAULT | DESCRIPTION |
|---|---|---|---|
| 15 | RESET | 0, RW/SC | Reset: 1 = Initiate software Reset / Reset in Process. 0 = Normal operation. This bit, which is self-clearing, returns a value of one until the reset process is complete. The configuration is restrapped. |
| 14 | LOOPBACK | 0, RW | Loopback: 1 = Loopback enabled. 0 = Normal operation. The loopback function enables MAC transmit data to be routed to the MAC receive data path. Setting this bit can cause the descrambler to lose synchronization and produce a 500μs dead time before any valid data appears at the MII receive outputs. |
| 13 | SPEED SELECTION LSB | 0, RW | Speed Select (Bits 6, 13): When auto-negotiation is disabled writing to this bit allows the port speed to be selected. 11 = Reserved 10 = 1000Mbps 1 = 100Mbps 0 = 10Mbps |
| 12 | AUTO-NEGOTIATION ENABLE | Strap, RW | Auto-Negotiation Enable: Strap controls initial value at reset. 1 = Auto-Negotiation Enabled - bits 8 and 13 of this register are ignored when this bit is set. 0 = Auto-Negotiation Disabled - bits 8 and 13 determine the port speed and duplex mode. |
| 11 | POWER DOWN | 0, RW | Power Down: 1 = Power down. 0 = Normal operation. Setting this bit powers down the PHY. Only the register block is enabled during a power down condition. This bit is ORd with the input from the PWRDOWN_INT pin. When the active low PWRDOWN_INT pin is asserted, this bit sets. |
| 10 | ISOLATE | 0, RW | Isolate: 1 = Isolates the Port from the MII with the exception of the serial management. 0 = Normal operation. |
| 9 | RESTART AUTO-NEGOTIATION | 0, RW/SC | Restart Auto-Negotiation: 1 = Restart Auto-Negotiation. Reinitiates the Auto-Negotiation process. If Auto-Negotiation is disabled (bit 12 = 0), this bit is ignored. This bit is self-clearing and returns a value of 1 until Auto-Negotiation is initiated, whereupon the bit self-clears. Operation of the Auto-Negotiation process is not affected by the management entity clearing this bit. 0 = Normal operation. |
| 8 | DUPLEX MODE | Strap, RW | Duplex Mode: When auto-negotiation is disabled writing to this bit allows the port Duplex capability to be selected. 1 = Full Duplex operation. 0 = Half Duplex operation. |
| 7 | COLLISION TEST | 0, RW | Collision Test: 1 = Collision test enabled. 0 = Normal operation. When set, this bit causes the COL signal to be asserted in response to the assertion of TX_EN within 512-bit times. The COL signal deasserts within 4-bit times in response to the deassertion of TX_EN. |
| 6 | SPEED SELECTION MSB | 1, RW | Speed Select: See description for bit 13. |
| 5:0 | RESERVED | 0 0000, RO | RESERVED: Write ignored, read as 0. |