麻豆国产传媒精品视频,免费中文熟妇在线影片,国产最新进精品视频

SLVUAW9C September 2016 – February 2020 UCD90320

UCD90320 Sequencer and System Health Controller PMBus Command Reference

10.38 (F8h) GPO_CONFIG (MFR_SPECIFIC_40)

This Read/Write Block paged command configures the functionality of a given output pin. This paged command allows pins to be configured as status/GPI-influenced outputs. The state of the output pin is determined by a selection of GPIs and statuses that are processed through some combinational logic with optional inversion steps. In most cases, the statuses are related to pages (for example, Power Good).

NOTE

All configurations done with the MONITOR_CONFIG, GPI_CONFIG, and SEQ_CONFIG commands must be done before writing this command.

Figure 2 provides an overview of how the state of the GPO is determined.

NOTE

This document refers to the AND paths starting with “AND Path 0”. Fusion refers to the AND paths starting with and index of 1 instead of 0.

NOTE

The information in Figure 2 implies that the device supports 12 rails (0 to 11). For the UCD90320, this is not the case. It only supports 32 rails and the interpretation of this information should be adjusted for the correct number of rails.

Figure 2. Factors Determining the State of a GPO

NOTE

For the sake of code efficiency, all configured/active GPOs must be packed in the lower page numbers. This means, if there is only one configured GPO, it must be associated with page zero. If there are two, they must be associated with page zero and one.

Table 62. GPO_CONFIG Command Format

Byte Number (Write)	Byte Number (Read)	Payload Index	Description
0			CMD = F8
1	0		BYTE_COUNT = 54
2	1	0	Output Pin Configuration Bit Descriptions: 7:0: Pin ID for GPO pin
3	2	1	Output Pin Configuration Bit Descriptions: 7:3: Reserved 2: Polarity of GPO pin 1:0: Pin Mode of GPO pin
4	3	2	Bit Descriptions: 7: Assert Delay Enable 6: De-assert Delay Enable 5: Invert OR Output 4: Ignore Inputs During Delay 3:0: High Resolution Delay Count
5	4	3	Millisecond Delay
6	5	4	AND Path 0 Configuration Bit Description 7 Invert AND Output 6 State Machine Mode Enable 5:0 Status Type
7	6	5	AND Path 1 Configuration Bit Description 7 Invert AND Output 6 Reserved 5:0 Status Type
			AND Path 0
8	7	6	Status Mask (Byte 0 - LSB)
9	8	7	Status Mask (Byte 1)
10	9	8	Status Mask (Byte 2)
11	10	9	Status Mask (Byte 3)
12	11	10	Status Inversion Mask (Byte 0 - LSB)
13	12	11	Status Inversion Mask (Byte 1)
14	13	12	Status Inversion Mask (Byte 2)
15	14	13	Status Inversion Mask (Byte 3)
16	15	14	GPI Mask (Byte 0 – LSB)
17	16	15	GPI Mask (Byte 1)
18	17	16	GPI Mask (Byte 2)
19	18	17	GPI Mask (Byte 3 – LSB)
20	19	18	GPI Inversion Mask (Byte 0 – LSB)
21	20	19	GPI Inversion Mask (Byte 1)
22	21	20	GPI Inversion Mask (Byte 2)
23	22	21	GPI Inversion Mask (Byte 3 - LSB)
24	23	22	GPO Mask (Byte 0 – LSB)
25	24	23	GPO Mask (Byte 1)
26	25	24	Reserved
27	26	25	GPO Mask (Byte 3)Reserved
28	27	26	GPO Inversion Mask (Byte 0 – LSB)
29	28	27	GPO Inversion Mask (Byte 1)
30	29	28	Reserved
31	30	29	Reserved
			AND Path 0
32	31	30	Status Mask (Byte 0 - LSB)
33	32	31	Status Mask (Byte 1)
34	33	32	Status Mask (Byte 2)
35	34	33	Status Mask (Byte 3)
36	35	34	Status Inversion Mask (Byte 0 - LSB)
37	36	35	Status Inversion Mask (Byte 1)
38	37	36	Status Inversion Mask (Byte 2)
39	38	37	Status Inversion Mask (Byte 3)
40	39	38	GPI Mask (Byte 0 – LSB)
41	40	39	GPI Mask (Byte !)
42	41	40	GPI Mask (Byte 2)
43	42	41	GPI Mask (Byte 3 – MSB)
44	43	42	GPI Inversion Mask (Byte 0 – LSB)
45	44	43	GPI Inversion Mask (Byte 1)
46	45	44	GPI Inversion Mask (Byte 2)
47	46	45	GPI Inversion Mask (Byte 3 – MSB)
48	47	46	GPO Mask (Byte 0 – LSB)
49	48	47	GPO Mask (Byte 1)
50	49	48	Reserved
51	50	49	Reserved
52	51	50	GPO Inversion Mask (Byte 0 – LSB)
53	52	51	GPO Inversion Mask (Byte 1)
54	53	52	Reserved
55	54	53	Reserved