国产精品盗摄一区二区三区,日韩欧美在线国产一区二区,欧美成人精品一区二区男人小说

ZHCSF14D March 2010 – October 2018 TPS54260

PRODUCTION DATA.

封裝選項

機械數據 (封裝 | 引腳)

DGQ|10
- MPDS043F
DRC|10
- MPDS117L

散熱焊盤機械數據 (封裝 | 引腳)

DGQ|10
- PPTD325B
DRC|10
- QFND013N

訂購信息

6.5 Electrical Characteristics

T_J = –40°C to 150°C, V_IN = 3.5 to 60 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE (VIN PIN)
	Operating input voltage		3.5		60	V
	Internal undervoltage lockout threshold	No voltage hysteresis, rising and falling		2.5		V
	Shutdown supply current	EN = 0 V, 25°C, 3.5 V ≤ VIN ≤ 60 V		1.3	4	μA
	Operating: nonswitching supply current	VSENSE = 0.83 V, VIN = 12 V, 25°C		138	200	μA
ENABLE AND UVLO (EN PIN)
	Enable threshold voltage	No voltage hysteresis, rising and falling	1.15	1.25	1.36	V
	Input current	Enable threshold +50 mV		–3.8		μA
	Input current	Enable threshold –50 mV		–0.9		μA
	Hysteresis current			–2.9		μA
VOLTAGE REFERENCE
	Voltage reference	T_J = 25°C	0.792	0.8	0.808	V
	Voltage reference		0.784	0.8	0.816	V
HIGH-SIDE MOSFET
	On-resistance	VIN = 3.5 V, BOOT-PH = 3 V		300		mΩ
	On-resistance	VIN = 12 V, BOOT-PH = 6 V		200	410	mΩ
ERROR AMPLIFIER
	Input current			50		nA
	Error amplifier transconductance (g_M)	–2 μA < I_COMP < 2 μA, V_COMP = 1 V		310		μS
	Error amplifier transconductance (g_M) during slow-start	–2 μA < I_COMP < 2 μA, V_COMP = 1 V, V_VSENSE = 0.4 V		70		μS
	Error amplifier dc gain	V_VSENSE = 0.8 V		10,000		V/V
	Error amplifier bandwidth			2700		kHz
	Error amplifier source/sink	V_(COMP) = 1 V, 100 mV overdrive		±27		μA
	COMP to switch current transconductance			10.5		S
CURRENT LIMIT
	Current limit threshold	VIN = 12 V, T_J = 25°C	3.5	6.1		A
THERMAL SHUTDOWN
	Thermal shutdown			182		°C
TIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK PIN)
	Switching frequency range using RT mode		100		2500	kHz
f_SW	Switching frequency	R_T = 200 kΩ	450	581	720	kHz
	Switching frequency range using CLK mode		300		2200	kHz
	Minimum CLK input pulse width			40		ns
	RT/CLK high threshold			1.9	2.2	V
	RT/CLK low threshold		0.5	0.7		V
	RT/CLK falling edge to PH rising edge delay	Measured at 500 kHz with RT resistor in series		60		ns
	PLL lock in time	Measured at 500 kHz		100		μs
SLOW-START AND TRACKING (SS/TR)
	Charge current	V_SS/TR = 0.4 V		2		μA
	SS/TR-to-VSENSE matching	V_SS/TR = 0.4 V		45		mV
	SS/TR-to-reference crossover	98% nominal		1.15		V
	SS/TR discharge current (overload)	VSENSE = 0 V, V(SS/TR) = 0.4 V		382		μA
	SS/TR discharge voltage	VSENSE = 0 V		54		mV
POWERGOOD (PWRGD PIN)
V_VSENSE	VSENSE threshold	VSENSE falling		92%
		VSENSE rising		94%
		VSENSE rising		109%
		VSENSE falling		107%
	Hysteresis	VSENSE falling		2%
	Output high leakage	VSENSE = VREF, V(PWRGD) = 5.5 V, 25°C		10		nA
	On resistance	I(PWRGD) = 3 mA, VSENSE < 0.79 V		50		Ω
	Minimum VIN for defined output	V(PWRGD) < 0.5 V, II(PWRGD) = 100 μA		0.95	1.5	V