5 Pin Configuration and Functions

Figure 5-1 RGR Package (TPS7A8400A), 20-Pin VQFN, Top View

Figure 5-2 RGR Package (TPS7A8401A), 20-Pin VQFN, Top View

Table 5-1 Pin Functions

PIN	TPS7A8400A	TPS7A8401A	I/O	DESCRIPTION
25mV	—	5	I	ANY-OUT voltage setting pins. These pins connect to an internal feedback network. Connect these pins to ground, SNS, or leave floating. Connecting these pins to ground increases the output voltage, whereas connecting these pins to SNS increases the resolution of the ANY-OUT network but decreases the range of the network; multiple pins may be simultaneously connected to GND or SNS to select the desired output voltage. Leave these pins floating (open) when not in use. See the Section 8.1.1.2 section for additional details.
50mV	5	6
100mV	6	7
200mV	7	9
400mV	9	10
800mV	10	11
1.6V	11	—
BIAS	12	12	I	BIAS supply voltage. This pin enables the use of low-input voltage, low-output (LILO) voltage conditions (that is, V_IN = 1.2 V, V_OUT = 1 V) to reduce power dissipation across the die. The use of a BIAS voltage improves dc and ac performance for V_IN ≤ 2.2 V. A 1-μF capacitor (0.47-μF capacitance) or larger must be connected between this pin and ground. If not used, this pin must be left floating or tied to ground.
EN	14	14	I	Enable pin. Driving this pin to logic high enables the device; driving this pin to logic low disables the device. If enable functionality is not required, this pin must be connected to IN or BIAS.
FB	3	3	I	Feedback pin connected to the error amplifier. Although not required, TI recommends a 10-nF feed-forward capacitor from FB to OUT (as close to the device as possible) to maximize ac performance. The use of a feed-forward capacitor may disrupt Power-Good (PG) functionality. See the ANY-OUT Programmable Output Voltage and Section 8.1.1.1 sections for more details.
GND	8, 18	8, 18	—	Ground pin. These pins must be connected to ground, the thermal pad, and each other with a low-impedance connection.
IN	15-17	15-17	I	Input supply voltage pin. A 10-μF or larger ceramic capacitor (5 μF of capacitance or greater) from IN to ground is required to reduce the impedance of the input supply. Place the input capacitor as close as possible to the input. See the Input and Output Capacitor Requirements section for more details.
NR/SS	13	13	—	Noise-reduction and soft-start pin. Connecting an external capacitor between this pin and ground reduces reference voltage noise and also enables the soft-start function. Although not required, TI recommends a 10-nF or larger capacitor be connected from NR/SS to GND (as close as possible to the pin) to maximize ac performance. See the Input and Output Capacitor Requirements section for more details.
OUT	1, 19, 20	1, 19, 20	O	Regulated output pin. A 47-μF or larger ceramic capacitor (25 μF of capacitance or greater) from OUT to ground is required for stability and must be placed as close as possible to the output. Minimize the impedance from the OUT pin to the load. See the Input and Output Capacitor Requirements sections for more details.
PG	4	4	O	Active-high, PG pin. An open-drain output indicates when the output voltage reaches V_IT(PG) of the target. The use of a feed-forward capacitor may disrupt PG functionality. See the Input and Output Capacitor Requirements sections for more details.
SNS	2	2	I	Output voltage sense input pin. This pin connects the internal R₁ resistor to the output. Connect this pin to the load side of the output trace only if the ANY-OUT feature is used. If the ANY-OUT feature is not used, leave this pin floating. See the ANY-OUT Programmable Output Voltage and Adjustable Operation sections for more details.
Thermal pad			—	Connect the thermal pad to a large-area ground plane. The thermal pad is internally connected to GND.