又硬又粗进去爽A片免费看蜜臀 ,国产黑色丝袜免费网站,岳胀耸的雪乳奶水

7.3.3.1 Audio Clock Generation

The audio converters in the TLV320AIC3109-Q1 need an internal audio master clock at a frequency of 256 f_S(ref), which can be obtained in a variety of manners from an external clock signal applied to the device. Figure 17 shows a detailed diagram of the audio clock section of the TLV320AIC3109-Q1.

Figure 17. Audio Clock Generation Processing

The device can accept an MCLK input from 512 kHz to 50 MHz that can then be passed through either a programmable divider or a PLL to get the proper internal audio master clock required by the device. The BCLK input can also be used to generate the internal audio master clock.

A primary concern is proper operation of the codec at various sample rates with the limited MCLK frequencies available in the system. This device includes a highly programmable PLL to accommodate such situations easily. The integrated PLL can generate audio clocks from a wide variety of possible MCLK inputs, with particular focus paid to the standard MCLK rates already widely used.

When the PLL is disabled,

Equation 1. f_S(ref) = CLKDIV_IN / (128 × Q)

where

Q = 2, 3…17; Q is register-programmable and can be set by bits 6–3 in register 3, page 0

CLKDIV_IN can be MCLK or BCLK, selected by register 102, bits 7–6.

NOTE

When NCODEC = 1.5, 2.5, 3.5, 4.5, or 5.5, odd values of Q are not allowed. In this mode, MCLK can be as high as 50 MHz, and f_S(ref) must fall within 39 kHz to 53 kHz, inclusively.

When the PLL is enabled,

Equation 2. f_S(ref) = (PLLCLK_IN × K × R) / (2048 × P)

where

P = 1, 2, 3…8
R = 1, 2…16
K = J.D
J = 1, 2, 3…63
D = 0000, 0001, 0002, 0003…9998, 9999
PLLCLK_IN can be MCLK or BCLK, selected by bits 5–4 in register 102, page 0

P, R, J, and D are register programmable. J is the integer portion of K (the numbers to the left of the decimal point), whereas D is the fractional portion of K (the numbers to the right of the decimal point, assuming four digits of precision). P can be set by bits 2–0 in register 3, page 0. R can be set by bits 3–0 in register 11, page 0. J can be set by bits 7–2 in register 4, page 0. The most-significant bits of D can be set by bits 7–0 in register 5, page 0, and the least-significant bits of D can be set by bits 7–2 in register 6, page 0.

Examples:

If K = 8.5, then J = 8, D = 5000
If K = 7.12, then J = 7, D = 1200
If K = 14.03, then J = 14, D = 0300
If K = 6.0004, then J = 6, D = 0004

When the PLL is enabled and D = 0000, the following conditions must be satisfied to meet specified performance:

2 MHz ≤ (PLLCLK_IN / P) ≤ 20 MHz
80 MHz ≤ (PLLCLK _IN × K × R / P) ≤ 110 MHz
4 ≤ J ≤ 55

When the PLL is enabled and D ≠ 0000, the following conditions must be satisfied to meet specified performance:

10 MHz ≤ PLLCLK _IN / P ≤ 20 MHz
80 MHz ≤ PLLCLK _IN × K × R / P ≤ 110 MHz
4 ≤ J ≤ 11
R = 1

Example:

MCLK = 12 MHz and f_S(ref) = 44.1 kHz
Select P = 1, R = 1, K = 7.5264, which results in J = 7, D = 5264

Example:

MCLK = 12 MHz and f_S(ref) = 48 kHz
Select P = 1, R = 1, K = 8.192, which results in J = 8, D = 1920

Table 1 lists several example cases of typical MCLK rates and how to program the PLL to achieve f_S(ref) = 44.1 kHz or 48 kHz.

Table 1. Typical MCLK Rates

MCLK (MHz)	P	R	J	D	ACHIEVED f_S(ref)	% ERROR
f_S(ref) = 44.1 kHz
2.8224	1	1	32	0	44,100	0
5.6448	1	1	16	0	44,100	0
12	1	1	?7	5264	44,100	0
13	1	1	?6	9474	44,099.71	–0.0007
16	1	1	?5	6448	44,100	0
19.2	1	1	?4	7040	44,100	0
19.68	1	1	?4	5893	44,100.3	0.0007
48	4	1	?7	5264	44,100	0
f_S(ref) = 48 kHz
2.048	1	1	48	0	48,000	0
3.072	1	1	32	0	48,000	0
4.096	1	1	24	0	48,000	0
6.144	1	1	16	0	48,000	0
8.192	1	1	12	0	48,000	0
12	1	1	?8	1920	48,000	0
13	1	1	?7	5618	47,999.71	–0.0006
16	1	1	?6	1440	48,000	0
19.2	1	1	?5	1200	48,000	0
19.68	1	1	?4	9951	47,999.79	–0.0004
48	4	1	?8	1920	48,000	0

封裝選項

機械數據 (封裝 | 引腳)

散熱焊盤機械數據 (封裝 | 引腳)

訂購信息

7.3.3.1 Audio Clock Generation

Table 1. Typical MCLK Rates