The switching frequency of the device can be synchronized to an external clock by pulling down the UVLO/SYNC pin. The internal clock of the device is synchronized at the falling edge, but ignores the falling edge input during the forced off-time which is determined by the maximum duty cycle limit. The external synchronization clock must pull down the UVLO/SYNC pin voltage below 1.45 V (typical). The duty cycle of the pulldown pulse is not limited, but the minimum pulldown pulse width must be greater than 150 ns, and the minimum pullup pulse width must be greater than 250 ns. Figure 9-11 shows an implementation of the remote shutdown function. The UVLO pin can be pulled down by a discrete MOSFET or an open-drain output of an MCU. In this configuration, the device stops switching immediately after the UVLO pin is grounded, and the device shuts down 35 μs (typical) after the UVLO pin is grounded.

Figure 9-11 UVLO and Shutdown

Figure 9-12 shows an implementation of shutdown and clock synchronization functions together. In this configuration, the device stops switching immediately when the UVLO pin is grounded, and the device shuts down if f_SYNC stays in high logic state for longer than 35 μs (typical) (UVLO is in low logic state for more than 35 μs (typical)). The device runs at the f_SYNC if clock pulses are provided after the device is enabled.

Figure 9-12 UVLO, Shutdown, and Clock Synchronization

Figure 9-14 and Figure 9-15 show implementations of standby and clock synchronization functions together. In this configuration, the device stops switching immediately if f_SYNC stays in high logic state and enters standby mode if f_SYNC stays in high logic state for longer than two switching cycles. The device runs at f_SYNC if clock pulses are provided. Since the device can be enabled when the UVLO pin voltage is greater than the enable threshold for more than 1.5 μs, the configurations in Figure 9-14 and Figure 9-15 are recommended if the external clock synchronization pulses are provided from the start before the device is enabled. This 1.5-μs requirement can be relaxed when the duty cycle of the synchronization pulse is greater than 50%. Figure 9-13 shows the required minimum duty cycle to start up by synchronization pulses. When the switching frequency is greater than 1.1 MHz, the UVLO pin voltage should be greater than the enable threshold for more than 1.5 μs before applying the external synchronization pulse.

Figure 9-13 Required Duty Cycle to Start Up by SYNC

Figure 9-14 UVLO, Standby, and Clock Synchronization (a)

Figure 9-15 UVLO, Standby, and Clock Synchronization (b)

If the UVLO function is not required, the shutdown and clock synchronization functions can be implemented together by using one push-pull output of the MCU. In this configuration, the device shuts down if f_SYNC stays in low logic state for longer than 35 μs (typical). The device is enabled if f_SYNC stays in high logic state for longer than 1.5 μs. The device runs at the f_SYNC if clock pulses are provided after the device is enabled. Also, in this configuration, it is recommended to apply the external clock pulses after the BIAS is supplied. By limiting the current flowing into the UVLO pin below 1 mA using a current limiting resistor, the external clock pulses can be supplied before the BIAS is supplied (see Figure 9-16).

Figure 9-16 Shutdown and Clock Synchronization

Figure 9-17 shows an implementation of inverted enable using external circuit.

Figure 9-17 Inverted UVLO

The external clock frequency (f_SYNC) must be within +25% and –30% of f_RT(TYPICAL). Because the maximum duty cycle limit and the peak current limit with slope resistor (R_SL) are affected by the clock synchronization, take extra care when using the clock synchronization function. See Section 9.3.7, Section 9.3.8, and Section 9.3.12 for more information.