ZHCSN85 January 2021 LM5156 , LM51561
PRODUCTION DATA
- 1 特性
- 2 應用
- 3 說明
- 4 Revision History
- 5 Description (continued)
- 6 Device Comparison Table
- 7 Pin Configuration and Functions
- 8 Specifications
-
9 Detailed Description
- 9.1 Overview
- 9.2 Functional Block Diagram
- 9.3
Feature Description
- 9.3.1 Line Undervoltage Lockout (UVLO/SYNC/EN Pin)
- 9.3.2 High Voltage VCC Regulator (BIAS, VCC Pin)
- 9.3.3 Soft Start (SS Pin)
- 9.3.4 Switching Frequency (RT Pin)
- 9.3.5 Dual Random Spread Spectrum (DRSS)
- 9.3.6 Clock Synchronization (UVLO/SYNC/EN Pin)
- 9.3.7 Current Sense and Slope Compensation (CS Pin)
- 9.3.8 Current Limit and Minimum On-time (CS Pin)
- 9.3.9 Feedback and Error Amplifier (FB, COMP Pin)
- 9.3.10 Power-Good Indicator (PGOOD pin)
- 9.3.11 Hiccup Mode Overload Protection (LM51561 Only)
- 9.3.12 Maximum Duty Cycle Limit and Minimum Input Supply Voltage
- 9.3.13 MOSFET Driver (GATE Pin)
- 9.3.14 Overvoltage Protection (OVP)
- 9.3.15 Thermal Shutdown (TSD)
- 9.4 Device Functional Modes
- 10Application and Implementation
- 11Power Supply Recommendations
- 12Layout
- 13Device and Documentation Support
- 14Mechanical, Packaging, and Orderable Information
9.3.1 Line Undervoltage Lockout (UVLO/SYNC/EN Pin)
The device has a dual-level UVLO circuit. During power-on, if the BIAS pin voltage is greater than 2.7 V, and the UVLO pin voltage is in between the enable threshold (VEN) and the UVLO threshold (VUVLO) for more than 1.5 μs (see Section 9.3.6 for more details), the device starts up and an internal configuration starts. The device typically requires a 65-μs internal start-up delay before entering standby mode. In standby mode, the VCC regulator and RT regulator are operational, SS pin is grounded, and there is no switching at the GATE output.
Figure 9-1 Line UVLO and EnableWhen the UVLO pin voltage is above the UVLO threshold, the device enters run mode. In the run mode, a soft-start sequence starts if the VCC voltage is greater than 4.5 V, or 50 μs after the VCC voltage exceeds the 2.85-V VCC UV threshold (VVCC-UVLO), whichever comes first. UVLO hysteresis is accomplished with an internal 50-mV voltage hysteresis and an additional 5-μA current source that is switched on or off. When the UVLO pin voltage exceeds the UVLO threshold, the current source is enabled to quickly raise the voltage at the UVLO pin. When the UVLO pin voltage falls below the UVLO threshold, the current source is disabled, causing the voltage at the UVLO pin to fall quickly. When the UVLO pin voltage is less than the enable threshold (VEN), the device enters shutdown mode after a 35-μs (typical) delay with all functions disabled.
Figure 9-2 Boost Start-Up Waveforms Case 1: Start-Up by 2.85-V VCC UVLO, UVLO Toggle After Start-Up
Figure 9-3 Boost Start-Up Waveforms Case 2: Start-Up When
VCC > 4.5 V, EN Toggle After Start-UpThe external UVLO resistor divider must be designed so that the voltage at the UVLO pin is greater than 1.5 V (typical) when the input voltage is in the desired operating range. The values of RUVLOT and RUVLOB can be calculated as shown in Equation 1 and Equation 2.
where
- VSUPPLY(ON) is the desired start-up voltage of the converter.
- VSUPPLY(OFF) is the desired turnoff voltage of the converter.
UVLO capacitor (CUVLO) is required in case the input voltage drops below VSUPPLY(OFF) momentarily during start-up or during a severe load transient at the low input voltage. If the required UVLO capacitor is large, an additional series UVLO resistor (RUVLOS) can be used to quickly raise the voltage at the UVLO pin when the 5-μA hysteresis current turns on.
Figure 9-4 Line UVLO Using Three UVLO ResistorsDo not leave the UVLO pin floating. Connect to the BIAS pin if not used.