5 修訂歷史記錄
Changes from * Revision (November 2014) to A Revision
-
Added shared pins description on SPI pins Go
-
Added shared pins description on GPIO pins Go
-
Added shared pins description on D_GPIO pins Go
-
Added shared pins description on register only GPIO pins. Changed "Local register control only" to "I2C register control only". Go
-
Added shared pins description on slave mode I2S pins Go
-
Added shared pins description on master mode I2S pins Go
-
Added legend on I/O TYPEGo
-
Moved Storage Temperature Range from ESD to Absolute Maximum Ratings table Go
-
Added ESD Ratings table.Go
-
Changed IDD12Z limit from 11mA to 30mA per PE re-characterization Go
-
Changed Fast Plus Mode tSP maximum from 20ns to 50ns Go
-
Added Power Sequence section Go
-
Deleted MODE, CSI LANE, REPLICATE columns in MODE_SEL0 table Go
-
Deleted MODE column. Added (CSI PORT) to CSI_SEL column in MODE_SEL1 table.Go
-
Changed default value from "0" to "1" in register 0x01[2] Go
-
Added description to register 0x01[1] "Registers which are loaded by pin strap will be restored to their original strap value when this bit is set. These registers show ‘Strap’ as their default value in this table." Go
-
Added to 0x02[7] in Description column "A Digital reset 0x01[0] should be asserted after toggling Output Enable bit LOW to HIGH" Go
-
Added "Loaded from remote SER" in register 0x07[7:1] function columnGo
-
Changed signal detect bit to reserved in register 0x1C[1]Go
-
Changed "0" to "0/1" in register RW column of 0x1C[1] Go
-
Changed signal detect bit to reserved in register 0x1C[1] descriptionGo
-
Changed from Reserved to Rev-ID in register 0x1D Function column Go
-
On register 0x22 added "(Loaded from remote SER)"Go
-
Corrected in register 0x24[3] 0: Bist configured through "bit 0" to "bits 2:0" in description Go
-
Added in register 0x24[2:1] additional descriptionGo
-
Changed in register 0x24[1] description to "internal" Go
-
Changed in register 0x24[2] description to "internal" Go
-
On register 0x28 added "Loaded from remote SER"Go
-
Added clarification description on register 0x37 MODE_SELGo
-
Merged on 0x45 bits[7:4} and bits[3:0] default value: 0x08Go