TVP7002
- Analog Channels
- –6-dB to 6-dB Analog Gain
- Analog Input Multiplexers (MUXs)
- Automatic Video Clamp
- Three Digitizing Channels, Each With Independently Controllable Clamp, Gain, Offset, and Analog-to-Digital Converter (ADC)
- Clamping: Selectable Clamping Between Bottom Level and Mid Level
- Offset: 1024-Step Programmable RGB or YPbPr Offset Control
- Gain: 8-Bit Programmable Gain Control
- ADC: 8-/10-Bit 165-/110-MSPS ADC
- Automatic Level Control (ALC) Circuit
- Composite Sync: Integrated Sync-on-Green Extraction From Green/Luminance Channel
- Support for DC- and AC-Coupled Input Signals
- Supports Component Video Standards 480i, 576i, 480p, 576p, 720p, 1080i, and 1080p
- Supports PC Graphics Inputs up to UXGA Programmable RGB-to-YCbCr Color Space Conversion
- Horizontal PLL
- Fully Integrated Horizontal PLL for Pixel Clock Generation
- 12-MHz to 165-MHz Pixel Clock Generation From HSYNC Input
- Adjustable Horizontal PLL Loop Bandwidth for Minimum Jitter
- 5-Bit Programmable Subpixel Accurate Positioning of Sampling Phase
- Output Formatter
- Supports 20-bit 4:2:2 Outputs With Embedded Syncs
- Support for RGB/YCbCr 4:4:4 and YCbCr 4:2:2 Output Modes to Reduce Board Traces
- Dedicated DATACLK Output With Programmable Output Polarity for Easy Latching of Output Data
- System
- Industry-Standard Normal/Fast I2C Interface With Register Readback Capability
- Space-Saving 100-Pin TQFP Package
- Thermally-Enhanced PowerPAD Package for Better Heat Dissipation
The TVP7002 is a complete solution for digitizing video and graphic signals in RGB or YPbPr color spaces. The device supports pixel rates up to 165 MHz. Therefore, it can be used for PC graphics digitizing up to the VESA standard of UXGA (1600 × 1200) resolution at a 60-Hz screen refresh rate, and in video environments for the digitizing of digital TV formats, including HDTV up to 1080p.
The TVP7002 is powered from 3.3-V and 1.9-V supply and integrates a triple high-performance analog-to-digital (A/D) converter with clamping functions and variable gain, independently programmable for each channel. The clamp timing window is provided by an external pulse or can be generated internally. The TVP7002 includes analog slicing circuitry on the SOG inputs to support sync-on-luminance or sync-on-green extraction. In addition, TVP7002 can extract discrete HSYNC and VSYNC from composite sync using a sync slicer.
The TVP7002 also contains a complete horizontal phase-locked loop (PLL) block to generate a pixel clock from the HSYNC input. Pixel clock output frequencies range from 12 MHz to 165 MHz.
All programming of the device is done via an industry-standard I2C interface, which supports both reading and writing of register settings. The TVP7002 is available in a space-saving 100-pin TQFP PowerPAD package.
TI 不提供設計支持
TI 不會為該產品的新工程(例如新內容或軟件更新)提供持續的設計支持。如可用,您將在產品文件夾中找到相關的配套資料、軟件和工具。您也可以在 TI E2ETM 支持論壇中搜索已歸檔的信息。
技術文檔
| 類型 | 標題 | 下載最新的英語版本 | 日期 | |||
|---|---|---|---|---|---|---|
| * | 數據表 | TVP7002 Triple 8/10-Bit 165/110-MSPS Video and Graphics Digitizer With Horiz PLL 數據表 (Rev. C) | 2013年 4月 24日 | |||
| 應用手冊 | TVP7002 PCB Layout Guidelines | 2010年 6月 16日 |
設計和開發
如需其他信息或資源,請點擊以下任一標題進入詳情頁面查看(如有)。
TMDXEVM368 — TMS320DM36x 評估模塊
借助 TMS320DM36x 數字視頻評估模塊 (DVEVM),開發人員可直接評估 TI 的數字媒體 (DMx) 處理器,并開始構建數字視頻應用,如 IP 安防攝像頭、運動相機、無人機、可穿戴器件、數字標牌、可視門鈴及其他數字視頻產品
TMS320DM36x DVEVM 使開發人員能夠編寫適用于 ARM 的生產就緒型應用代碼,并使用 DMx API 訪問 HDVICP 協處理器核心,從而直接開始開發 TMS320DM368 和 TMS320DM365 數字媒體處理器的應用。
PSPICE-FOR-TI — PSpice? for TI 設計和仿真工具
借助?PSpice for TI 的設計和仿真環境及其內置的模型庫,您可對復雜的混合信號設計進行仿真。創建完整的終端設備設計和原型解決方案,然后再進行布局和制造,可縮短產品上市時間并降低開發成本。?
在?PSpice for TI 設計和仿真工具中,您可以搜索 TI (...)
TINA-TI — 基于 SPICE 的模擬仿真程序
TINA-TI 安裝需要大約 500MB。直接安裝,如果想卸載也很容易。我們相信您肯定會愛不釋手。
TINA 是德州儀器 (TI) 專有的 DesignSoft 產品。該免費版本具有完整的功能,但不支持完整版 TINA 所提供的某些其他功能。
如需獲取可用 TINA-TI 模型的完整列表,請參閱:SpiceRack - 完整列表
需要 HSpice (...)
| 封裝 | 引腳 | CAD 符號、封裝和 3D 模型 |
|---|---|---|
| HTQFP (PZP) | 100 | Ultra Librarian |
訂購和質量
- RoHS
- REACH
- 器件標識
- 引腳鍍層/焊球材料
- MSL 等級/回流焊峰值溫度
- MTBF/時基故障估算
- 材料成分
- 鑒定摘要
- 持續可靠性監測
- 制造廠地點
- 封裝廠地點
推薦產品可能包含與 TI 此產品相關的參數、評估模塊或參考設計。