TPS3106
- Precision Supply Voltage Supervision Range:
0.9 V, 1.2 V, 1.5 V, 1.6 V, 2 V, and 3.3 V - High Trip-Point Accuracy: 0.75%
- Supply Current of 1.2 μA (Typical)
- RESET Defined With Input Voltages as Low as 0.4 V
- Power-On Reset Generator With a Delay Time of 130 ms
- Push/Pull or Open-Drain RESET Outputs
- Package Temperature Range: –40°C to 125°C
The TPS310x and TPS311x families of supervisory circuits provide circuit initialization and timing supervision, primarily for DSP and processor-based systems.
During power-on, RESET is asserted low when the supply voltage (VDD) becomes higher than 0.4 V. Thereafter, the supervisory circuit monitors VDD and keeps the RESET output low as long as VDD remains below the threshold voltage (VIT–). To ensure proper system reset, after VDD surpasses the threshold voltage, an internal timer delays the transition of the RESET signal from low to high for the specified time. When VDD drops below VIT–, the output transitions low again.
All the devices of this family have a fixed-sense threshold voltage (VIT–) set by an internal voltage divider.
The TPS3103 and TPS3106 devices have an active-low, open-drain RESET output and either an integrated power-fail input (PFI) or SENSE input with corresponding outputs for monitoring other voltages. The TPS3110 has an active-low push/pull RESET and a watchdog timer to monitor the operation of microprocessors. All three devices have a manual reset pin that can be used to force the outputs low regardless of the sensed voltages.
The product spectrum is designed for supply voltages of 0.9 V up to 3.6 V. The circuits are available in 6-pin SOT-23 packages. The TPS31xx family is characterized for operation over a temperature range of –40°C to 125°C.
技術文檔
| 類型 | 標題 | 下載最新的英語版本 | 日期 | |||
|---|---|---|---|---|---|---|
| * | 數據表 | TPS31xx Ultralow Supply-Current Voltage Monitor With Optional Watchdog 數據表 (Rev. G) | PDF | HTML | 2016年 9月 28日 | ||
| 選擇指南 | Voltage Supervisors (Reset ICs) Quick Reference Guide (Rev. H) | 2020年 2月 28日 | ||||
| 選擇指南 | 電源管理指南 2018 (Rev. K) | 2018年 7月 31日 | ||||
| 選擇指南 | 電源管理指南 2018 (Rev. R) | 2018年 6月 25日 | ||||
| 設計指南 | High-Availability Industrial High-Speed Counter Pulse Train Output Design Guide | 2015年 6月 15日 | ||||
| 應用手冊 | Choosing an Appropriate Pull-up/Pull-down Resistor for Open Drain Outputs | 2011年 9月 19日 |
設計和開發
如需其他信息或資源,請點擊以下任一標題進入詳情頁面查看(如有)。
High Availability High Speed Counter and Pulse Train Output Assembly Drawing
High Availability High Speed Counter and Pulse Train Output CAD Files
PSPICE-FOR-TI — PSpice? for TI 設計和仿真工具
借助?PSpice for TI 的設計和仿真環境及其內置的模型庫,您可對復雜的混合信號設計進行仿真。創建完整的終端設備設計和原型解決方案,然后再進行布局和制造,可縮短產品上市時間并降低開發成本。?
在?PSpice for TI 設計和仿真工具中,您可以搜索 TI (...)
| 封裝 | 引腳 | CAD 符號、封裝和 3D 模型 |
|---|---|---|
| SOT-23 (DBV) | 6 | Ultra Librarian |
訂購和質量
- RoHS
- REACH
- 器件標識
- 引腳鍍層/焊球材料
- MSL 等級/回流焊峰值溫度
- MTBF/時基故障估算
- 材料成分
- 鑒定摘要
- 持續可靠性監測
- 制造廠地點
- 封裝廠地點