SN65LVDT41-EP
- Controlled Baseline
- One Assembly/Test Site, One Fabrication Site
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree
- Integrated 110-
Nominal Receiver Line Termination Resistor - Operate From a Single 3.3-V Supply
- Greater Than 125-Mbps Data Rate
- Flow-Through Pinout
- LVTTL-Compatible Logic I/Os
- ESD Protection on Bus Pins Exceeds 12 kV
- Meet or Exceed Requirements of ANSI/TIA/EIA-644A Standard for LVDS
- 20-Pin Thin Shrink Small-Outline Package (PW) With 26-Mil Terminal Pitch
- APPLICATIONS
- Memory Stick? Interface Extensions With Long Interconnects Between Host and
Memory Stick - Serial Peripheral Interface? (SPI?) Interface Extension to Allow Long Interconnects
Between Master and Slave - MultiMediaCard? (MMC) Interface in SPI Mode
- General-Purpose Asymmetric Bidirectional Communication
- Memory Stick? Interface Extensions With Long Interconnects Between Host and
Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.
Serial Peripheral Interface, SPI are trademarks of Motorola.
MultiMediaCard is a trademark of MultiMediaCard Association.
Memory Stick is a trademark of Sony.
The SN65LVDT14 combines one LVDS line driver with four terminated LVDS line receivers in one package. It is designed to be used at the Memory Stick end of an LVDS-based Memory Stick interface extension.
The SN65LVDT41 combines four LVDS line drivers with a single terminated LVDS line receiver in one package. It is designed to be used at the host end of an LVDS-based Memory Stick interface extension.
技術文檔
| 類型 | 標題 | 下載最新的英語版本 | 日期 | |||
|---|---|---|---|---|---|---|
| * | 數據表 | SN65LVDT14-EP, SN65LVDT41-EP 數據表 | 2005年 6月 7日 | |||
| * | 輻射與可靠性報告 | SN65LVDT41QPWREP Reliability Report | 2015年 2月 6日 | |||
| 應用簡報 | LVDS to Improve EMC in Motor Drives | 2018年 9月 27日 | ||||
| 應用簡報 | How Far, How Fast Can You Operate LVDS Drivers and Receivers? | 2018年 8月 3日 | ||||
| 應用簡報 | How to Terminate LVDS Connections with DC and AC Coupling | 2018年 5月 16日 |
設計和開發
如需其他信息或資源,請點擊以下任一標題進入詳情頁面查看(如有)。
PSPICE-FOR-TI — PSpice? for TI 設計和仿真工具
借助?PSpice for TI 的設計和仿真環境及其內置的模型庫,您可對復雜的混合信號設計進行仿真。創建完整的終端設備設計和原型解決方案,然后再進行布局和制造,可縮短產品上市時間并降低開發成本。?
在?PSpice for TI 設計和仿真工具中,您可以搜索 TI (...)
TINA-TI — 基于 SPICE 的模擬仿真程序
TINA-TI 安裝需要大約 500MB。直接安裝,如果想卸載也很容易。我們相信您肯定會愛不釋手。
TINA 是德州儀器 (TI) 專有的 DesignSoft 產品。該免費版本具有完整的功能,但不支持完整版 TINA 所提供的某些其他功能。
如需獲取可用 TINA-TI 模型的完整列表,請參閱:SpiceRack - 完整列表
需要 HSpice (...)
| 封裝 | 引腳 | CAD 符號、封裝和 3D 模型 |
|---|---|---|
| TSSOP (PW) | 20 | Ultra Librarian |
訂購和質量
- RoHS
- REACH
- 器件標識
- 引腳鍍層/焊球材料
- MSL 等級/回流焊峰值溫度
- MTBF/時基故障估算
- 材料成分
- 鑒定摘要
- 持續可靠性監測
- 制造廠地點
- 封裝廠地點
推薦產品可能包含與 TI 此產品相關的參數、評估模塊或參考設計。