產(chǎn)品詳情

CPU 16-bit Frequency (MHz) 100 Rating HiRel Enhanced Product Operating temperature range (°C) -40 to 85
CPU 16-bit Frequency (MHz) 100 Rating HiRel Enhanced Product Operating temperature range (°C) -40 to 85
LQFP (PGE) 144 484 mm2 22 x 22
  • Controlled Baseline
    • One Assembly/Test Site, One Fabrication Site
  • Extended Temperature Performance of –40°C to 85°C
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product-Change Notification
  • Qualification Pedigree
  • 200-MIPS Dual-Core DSP Consisting of Two Independent Subsystems
  • Each Core Has an Advanced Multibus Architecture With Three Separate 16-Bit Data Memory Buses and One Program Bus
  • 40-Bit Arithmetic Logic Unit (ALU) Including a 40-Bit Barrel-Shifter and Two 40-Bit Accumulators Per Core
  • Each Core Has a 17-Bit × 17-Bit Parallel Multiplier Coupled to a 40-Bit Adder for Non-Pipelined Single-Cycle Multiply/Accumulate (MAC) Operations
  • Each Core Has a Compare, Select, and Store Unit (CSSU) for the Add/Compare Selection of the Viterbi Operator
  • Each Core Has an Exponent Encoder to Compute an Exponent Value of a 40-Bit Accumulator Value in a Single Cycle
  • Each Core Has Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)
  • 16-Bit Data Bus With Data Bus Holder Feature
  • 512K-Word × 16-Bit Extended Program Address Space
  • Total of 256K-Word × 16-Bit Dual- and Single-Access On-Chip RAM (128K-Word x 16-Bit Two-Way Shared Memory)
  • Single-Instruction Repeat and Block-Repeat Operations
  • Instructions With 32-Bit-Long Word Operands
  • Instructions With Two or Three Operand Reads
  • Fast Return From Interrupts
  • Arithmetic Instructions With Parallel Store and Parallel Load
  • Conditional Store Instructions
  • Output Control of CLKOUT
  • Output Control of TOUT
  • Power Consumption Control With IDLE1, IDLE2, and IDLE3 Instructions
  • Dual 1.8-V (Core) and 3.3-V (I/O) Power Supplies for Low-Power, Fast Operations
  • 10-ns Single-Cycle Fixed-Point Instruction
  • Interprocessor Communication via Two Internal 8-Element FIFOs
  • Twelve Channels of Direct Memory Access (DMA) for Data Transfers With No CPU Loading (Six Channels Per Subsystem With External Access)
  • Six Multichannel Buffered Serial Ports (McBSPs) With 128-Channel Selection Capability (Three McBSPs per Subsystem)
  • 16-Bit Host-Port Interface (HPI) Multiplexed With External Memory Interface Pins
  • Software-Programmable Phase-Locked Loop (APLL) Provides Several Clocking Options (Requires External Oscillator)
  • On-Chip Scan-Based Emulation Logic, IEEE Standard 1149-1 (JTAG) Boundary-Scan Logic
  • Two Software-Programmable Timers (One Per Subsystem)
  • Software-Programmable Wait-State Generator (14 Wait States Maximum)
  • Provided in 144-pin Low-Profile Quad Flatpack (LQFP) (PGE Suffix) Package

Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.
  • Controlled Baseline
    • One Assembly/Test Site, One Fabrication Site
  • Extended Temperature Performance of –40°C to 85°C
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product-Change Notification
  • Qualification Pedigree
  • 200-MIPS Dual-Core DSP Consisting of Two Independent Subsystems
  • Each Core Has an Advanced Multibus Architecture With Three Separate 16-Bit Data Memory Buses and One Program Bus
  • 40-Bit Arithmetic Logic Unit (ALU) Including a 40-Bit Barrel-Shifter and Two 40-Bit Accumulators Per Core
  • Each Core Has a 17-Bit × 17-Bit Parallel Multiplier Coupled to a 40-Bit Adder for Non-Pipelined Single-Cycle Multiply/Accumulate (MAC) Operations
  • Each Core Has a Compare, Select, and Store Unit (CSSU) for the Add/Compare Selection of the Viterbi Operator
  • Each Core Has an Exponent Encoder to Compute an Exponent Value of a 40-Bit Accumulator Value in a Single Cycle
  • Each Core Has Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)
  • 16-Bit Data Bus With Data Bus Holder Feature
  • 512K-Word × 16-Bit Extended Program Address Space
  • Total of 256K-Word × 16-Bit Dual- and Single-Access On-Chip RAM (128K-Word x 16-Bit Two-Way Shared Memory)
  • Single-Instruction Repeat and Block-Repeat Operations
  • Instructions With 32-Bit-Long Word Operands
  • Instructions With Two or Three Operand Reads
  • Fast Return From Interrupts
  • Arithmetic Instructions With Parallel Store and Parallel Load
  • Conditional Store Instructions
  • Output Control of CLKOUT
  • Output Control of TOUT
  • Power Consumption Control With IDLE1, IDLE2, and IDLE3 Instructions
  • Dual 1.8-V (Core) and 3.3-V (I/O) Power Supplies for Low-Power, Fast Operations
  • 10-ns Single-Cycle Fixed-Point Instruction
  • Interprocessor Communication via Two Internal 8-Element FIFOs
  • Twelve Channels of Direct Memory Access (DMA) for Data Transfers With No CPU Loading (Six Channels Per Subsystem With External Access)
  • Six Multichannel Buffered Serial Ports (McBSPs) With 128-Channel Selection Capability (Three McBSPs per Subsystem)
  • 16-Bit Host-Port Interface (HPI) Multiplexed With External Memory Interface Pins
  • Software-Programmable Phase-Locked Loop (APLL) Provides Several Clocking Options (Requires External Oscillator)
  • On-Chip Scan-Based Emulation Logic, IEEE Standard 1149-1 (JTAG) Boundary-Scan Logic
  • Two Software-Programmable Timers (One Per Subsystem)
  • Software-Programmable Wait-State Generator (14 Wait States Maximum)
  • Provided in 144-pin Low-Profile Quad Flatpack (LQFP) (PGE Suffix) Package

Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.

The 320VC5421 fixed-point digital signal processor (DSP) is a dual-core solution running at 200-MIPS performance. The 5421 consists of two DSP subsystems capable of core-to-core communications and a 128K-word zero-wait-state on-chip program memory shared by the two DSP subsystems. Each subsystem consists of one 54x DSP core, 32K-word program/data DARAM, 32K-word data SARAM, 2K-word ROM, three multichannel serial interfaces, xDMA logic, one timer, one APLL, and other miscellaneous circuitry.

The 5421 also contains a host-port interface (HPI) that allows the 5421 to be viewed as a memory-mapped peripheral to a host processor. The 5421 is pin-compatible with the TMS320VC5420.

Each subsystem has its separate program and data spaces, allowing simultaneous accesses to program instructions and data. Two read operations and one write operation can be performed in one cycle. Instructions with parallel store and application-specific instructions can fully utilize this architecture. Furthermore, data can be transferred between program and data spaces. Such parallelism supports a powerful set of arithmetic, logic, and bit-manipulation operations that can all be performed in a single machine cycle. The 5421 includes the control mechanisms to manage interrupts, repeated operations, and function calls. In addition, the 5421 has 128K words of on-chip program memory that can be shared between the two subsystems.

The 5421 is intended as a high-performance, low-cost, high-density DSP for remote data access or voice-over IP subsystems. It is designed to maintain the current modem architecture with minimal hardware and software impacts, thus maximizing reuse of existing modem technologies and development efforts.

The 320VC5421 fixed-point digital signal processor (DSP) is a dual-core solution running at 200-MIPS performance. The 5421 consists of two DSP subsystems capable of core-to-core communications and a 128K-word zero-wait-state on-chip program memory shared by the two DSP subsystems. Each subsystem consists of one 54x DSP core, 32K-word program/data DARAM, 32K-word data SARAM, 2K-word ROM, three multichannel serial interfaces, xDMA logic, one timer, one APLL, and other miscellaneous circuitry.

The 5421 also contains a host-port interface (HPI) that allows the 5421 to be viewed as a memory-mapped peripheral to a host processor. The 5421 is pin-compatible with the TMS320VC5420.

Each subsystem has its separate program and data spaces, allowing simultaneous accesses to program instructions and data. Two read operations and one write operation can be performed in one cycle. Instructions with parallel store and application-specific instructions can fully utilize this architecture. Furthermore, data can be transferred between program and data spaces. Such parallelism supports a powerful set of arithmetic, logic, and bit-manipulation operations that can all be performed in a single machine cycle. The 5421 includes the control mechanisms to manage interrupts, repeated operations, and function calls. In addition, the 5421 has 128K words of on-chip program memory that can be shared between the two subsystems.

The 5421 is intended as a high-performance, low-cost, high-density DSP for remote data access or voice-over IP subsystems. It is designed to maintain the current modem architecture with minimal hardware and software impacts, thus maximizing reuse of existing modem technologies and development efforts.
下載 觀看帶字幕的視頻 視頻

技術(shù)文檔

star =有關(guān)此產(chǎn)品的 TI 精選熱門文檔
未找到結(jié)果。請清除搜索并重試。
查看全部 3
頂層文檔 類型 標題 格式選項 下載最新的英語版本 日期
* 數(shù)據(jù)表 SM320VC5421-EP Fixed-Point Digital Signal Processor 數(shù)據(jù)表 2003年 7月 10日
* VID SM320VC5421-EP VID V6204607 2016年 6月 21日
* 輻射與可靠性報告 SM320VC5421PGE20EP Reliability Report 2012年 4月 9日

設(shè)計與開發(fā)

如需其他信息或資源，請點擊以下任一標題進入詳情頁面查看（如有）。

調(diào)試探針

TMDSEMU560V2STM-U — XDS560? 軟件 v2 系統(tǒng)跟蹤 USB 調(diào)試探針

XDS560v2 是 XDS560™ 系列調(diào)試探針中性能非常出色的產(chǎn)品，同時支持傳統(tǒng) JTAG 標準 (IEEE1149.1) 和 cJTAG (IEEE1149.7)。請注意，它不支持串行線調(diào)試 (SWD)。

所有 XDS 調(diào)試探針在所有具有嵌入式跟蹤緩沖器 (ETB) 的 ARM 和 DSP 處理器中均支持內(nèi)核和系統(tǒng)跟蹤。對于引腳上的跟蹤，需要 XDS560v2 PRO TRACE。

XDS560v2 通過 MIPI HSPT 60 引腳連接器（帶有多個用于 TI 14 引腳、TI 20 引腳和 ARM 20 引腳的適配器）連接到目標板，并通過 USB2.0 高速 (480Mbps) (...)

TI.com 上無現(xiàn)貨
調(diào)試探針

TMDSEMU560V2STM-UE — Spectrum Digital XDS560v2 系統(tǒng)跟蹤 USB 和以太網(wǎng)

XDS560v2 System Trace 是 XDS560v2 系列高性能 TI 處理器調(diào)試探針（仿真器）的第一種型號。XDS560v2 是 XDS 系列調(diào)試探針中性能最高的一款，同時支持傳統(tǒng) JTAG 標準 (IEEE1149.1) 和 cJTAG (IEEE1149.7)。

XDS560v2 System Trace 在其巨大的外部存儲器緩沖區(qū)中加入了系統(tǒng)引腳跟蹤。這種外部存儲器緩沖區(qū)適用于指定的 TI 器件，通過捕獲相關(guān)器件級信息，獲得準確的總線性能活動和吞吐量，并對內(nèi)核和外設(shè)進行電源管理。此外，對于帶有嵌入式緩沖跟蹤器 (ETB) 的所有 ARM 和 DSP 處理器，所有 XDS (...)

TI.com 上無現(xiàn)貨
調(diào)試探針

LB-3P-TRACE32-DSP — 適用于數(shù)字信號處理器 (DSP) 的 Lauterbach TRACE32 調(diào)試和跟蹤系統(tǒng)

Lauterbach‘s TRACE32? tools are a suite of leading-edge hardware and software components that enables developers to analyze, optimize and certify all kinds of single- or multi-core Digital Signal processors (DSPs) which are a popular choice for audio and video processing as well as radar data (...)

來源：Lauterbach GmbH
View Options
封裝 引腳 CAD 符號、封裝和 3D 模型
LQFP (PGE) 144 Ultra Librarian

訂購和質(zhì)量

包含信息：
  • RoHS
  • REACH
  • 器件標識
  • 引腳鍍層/焊球材料
  • MSL 等級/回流焊峰值溫度
  • MTBF/時基故障估算
  • 材料成分
  • 鑒定摘要
  • 持續(xù)可靠性監(jiān)測
包含信息：
  • 制造廠地點
  • 封裝廠地點

支持和培訓(xùn)

視頻