DS110DF1610
- Pin-Compatible Family
- DS150DF1610: 12.5 - 15G
- DS125DF1610: 9.8 to 12.5G
- DS110DF1610: 8.5 – 11.3G
- 4x4 Analog Cross Point Switch for Each Quad
- Fully-Adaptive CTLE
- Self-Tuning DFE, With Optional Continuous Adaption
- On-Chip, AC-coupling on Receive Inputs
- Adjustable Transmit VOD
- Adjustable 3-Tap Transmit FIR Filter
- Locks to Half/Quarter/Eighth Data Rates For Legacy Support
- On-Chip Eye Monitor (EOM), PRBS Checker, PRBS Pattern Generator
- Supports IEEE 1149.1 and 1149.6
- Programmable Output Polarity Inversion
- Input Signal Detection, CDR Lock Detection
- Single 2.5-V ±5% Power Supply
- SMBus-Based Register Configuration
- Optional EEPROM Configuration
- 15-mm × 15-mm, 196-Pin FCBGA Package
- Operating Temp Range : –10°C to +85°C
The DS110DF1610 is a sixteen-channel multi-rate retimer with integrated signal conditioning. The device includes a full adaptive Continuous Time Linear Equalizer (CTLE), Decision Feedback Equalizer (DFE), clock and data recovery (CDR), and a transmit FIR filter to enhance the reach and robustness over long, lossy, crosstalk impaired high speed serial links to achieve BER < 1×10-15.
Each channel of the DS110DF1610 independently locks to serial data at 8.5 to 11.3 Gbps and any supported sub-multiple. A simple external oscillator (±100ppm) that is synchronous or asynchronous with the incoming data stream can be used as a reference clock to speed up the lock process. Integrated 4x4 cross point switches allow for full non-blocking routing or broadcasting within each quad of the DS110DF1610.
Programmable transmit FIR filter offers control of the pre-cursor, main tap and post-cursor for transmit equalization. The fully adaptive receive equalization (CTLE and DFE) enables longer distance transmission in lossy copper interconnects and backplanes with multiple connectors.
A non-disruptive mission mode eye-monitor feature allows link monitoring internal to the receiver. The built-in PRBS generator and checker compliment the internal diagnostic features to complete standalone BERT measurements. Built-in JTAG enables manufacturing tests.
技術文檔
| 類型 | 標題 | 下載最新的英語版本 | 日期 | |||
|---|---|---|---|---|---|---|
| * | 數據表 | DS110DF1610 8.5- to 11.3-Gbps 16-Channel Retimer 數據表 (Rev. A) | PDF | HTML | 2017年 6月 15日 | ||
| 應用手冊 | 利用適用于 10G 至 12.5G 應用的以太網轉接驅動器和重定時器來擴大覆蓋范圍 (Rev. A) | PDF | HTML | 英語版 (Rev.A) | 2023年 2月 12日 | ||
| 模擬設計期刊 | Green box testing: A method for optimizing high-speed serial links | 2016年 7月 21日 | ||||
| 應用手冊 | Understanding EEPROM Programming for 10G to 12.5G Retimers | 2016年 1月 13日 |
設計和開發
如需其他信息或資源,請點擊以下任一標題進入詳情頁面查看(如有)。
PSPICE-FOR-TI — PSpice? for TI 設計和仿真工具
借助?PSpice for TI 的設計和仿真環境及其內置的模型庫,您可對復雜的混合信號設計進行仿真。創建完整的終端設備設計和原型解決方案,然后再進行布局和制造,可縮短產品上市時間并降低開發成本。?
在?PSpice for TI 設計和仿真工具中,您可以搜索 TI (...)
TINA-TI — 基于 SPICE 的模擬仿真程序
TINA-TI 安裝需要大約 500MB。直接安裝,如果想卸載也很容易。我們相信您肯定會愛不釋手。
TINA 是德州儀器 (TI) 專有的 DesignSoft 產品。該免費版本具有完整的功能,但不支持完整版 TINA 所提供的某些其他功能。
如需獲取可用 TINA-TI 模型的完整列表,請參閱:SpiceRack - 完整列表
需要 HSpice (...)
| 封裝 | 引腳 | CAD 符號、封裝和 3D 模型 |
|---|---|---|
| FCBGA (ABB) | 196 | Ultra Librarian |
訂購和質量
- RoHS
- REACH
- 器件標識
- 引腳鍍層/焊球材料
- MSL 等級/回流焊峰值溫度
- MTBF/時基故障估算
- 材料成分
- 鑒定摘要
- 持續可靠性監測
- 制造廠地點
- 封裝廠地點