ZHCSQ75C June 2022 – March 2023 UCC28C50-Q1 , UCC28C51-Q1 , UCC28C52-Q1 , UCC28C53-Q1 , UCC28C54-Q1 , UCC28C55-Q1 , UCC28C56H-Q1 , UCC28C56L-Q1 , UCC28C57H-Q1 , UCC28C57L-Q1 , UCC28C58-Q1 , UCC28C59-Q1
PRODUCTION DATA
- 1 特性
- 2 應用
- 3 說明
- 4 Revision History
- 5 Device Comparison Table
- 6 Pin Configuration and Functions
- 7 Specifications
-
8 Detailed Description
- 8.1 Overview
- 8.2 Functional Block Diagram
- 8.3 Feature Description
- 8.4 Device Functional Modes
-
9 Application and Implementation
- 9.1 Application Information
- 9.2
Typical Application
- 9.2.1 Design Requirements
- 9.2.2
Detailed Design Procedure
- 9.2.2.1 Primary-to-Secondary Turns Ratio of the Flyback Transformer (NPS)
- 9.2.2.2 Primary Magnetizing Inductance of the Flyback Transformer (LM)
- 9.2.2.3 Number of Turns of the Flyback Transformer Windings
- 9.2.2.4 Current Sense Resistors (R24, R25) and Current Limiting
- 9.2.2.5 Primary Clamp Circuit (D7, D1, D3, R2, R28) to Limit Voltage Stress
- 9.2.2.6 Primary-Side Current Stress and Input Capacitor Selection
- 9.2.2.7 Secondary-Side Current Stress and Output Capacitor Selection
- 9.2.2.8 VDD Capacitors (C12, C18)
- 9.2.2.9 Gate Drive Network (R14, R16, Q6)
- 9.2.2.10 VREF Capacitor (C18)
- 9.2.2.11 RT/CT Components (R12, C15)
- 9.2.2.12 HV Start-Up Circuitry for VDD (Q1, Q2, D2, D4, D6, D8, R5)
- 9.2.2.13 Desensitization to CS-pin Noise by RC Filtering, Leading-Edge Blanking, and Slope Compensation
- 9.2.2.14 Voltage Feedback Compensation
- 9.2.3 Application Curves
- 9.3 PCB Layout Recommendations
- 9.4 Power Supply Recommendations
- 10Device and Documentation Support
- 11Mechanical, Packaging, and Orderable Information
9.2.2.14.1 Power Stage Gain, Poles, and Zeroes
The typical power stage of the DCM flyback has a single zero and a single pole. The zero is created by the ESR of the output capacitors and the output capacitance. The pole is created by the load resistance and the output capacitance. When the load changes the pole shifts in frequency as 1/RLOAD. The power stage will introduce the most phase loss when the load is relatively low and RLOAD is high. Therefore, it is best to stabilize the system and check the stability margins at low VIN, high VIN, light-load, and maximum load.
Start by calculating the location of the power-stage zero
Next, calculate the pole location with about 120 % of maximum load, 3.24 A load (RLOAD = 4.6 ?)
In this application, the feedback voltage is formed from an auxiliary winding. This feedback path contains a 22-μF capacitor (C12) and a 4.7-μF capacitor (C13) that introduce another (atypical) low frequency pole. The pole is formed by the total capacitance (C12+C13) and the equivalent load current of the regulator. The equivalent load of the regulator is the sum of the operating supply current (IVDD, 1.3 mATYP) and the gate drive current to the MOSFET (QG x fSW, 11 nC x 42.5 kHz = 0.47 mA). The VDD voltage is typically 18.6 V, so the equivalent resistance can be modelled as 18.6 V / 1.77 mA = 10.5 k?.
The following figure shows the frequency response of the plant characteristic (a.k.a. COMP-to-output response). It compares the DCM flyback both with and without the pole formed by AUX components, 22 μF + 4.7 μF / 10.5 k?. Notice the response with the AUX components is ~15dB lower with an additional 45 deg of phase loss at 1.0 kHz.
Figure 9-3 Comparison of DCM Flyback
Plant with and without AUX Components