SBVS313 June 2017 TPS7A85A
PRODUCTION DATA.
- 1 Features
- 2 Applications
- 3 Description
- 4 Revision History
- 5 Pin Configuration and Functions
- 6 Specifications
- 7 Detailed Description
-
8 Application and Implementation
- 8.1
Application Information
- 8.1.1
External Component Selection
- 8.1.1.1 Adjustable Operation
- 8.1.1.2 ANY-OUT Programmable Output Voltage
- 8.1.1.3 ANY-OUT Operation
- 8.1.1.4 Increasing ANY-OUT Resolution for LILO Conditions
- 8.1.1.5 Current Sharing
- 8.1.1.6 Recommended Capacitor Types
- 8.1.1.7 Input and Output Capacitor Requirements (CIN and COUT)
- 8.1.1.8 Feed-Forward Capacitor (CFF)
- 8.1.1.9 Noise-Reduction and Soft-Start Capacitor (CNR/SS)
- 8.1.2 Start-Up
- 8.1.3 AC and Transient Performance
- 8.1.4 DC Performance
- 8.1.5 Sequencing Requirements
- 8.1.6 Negatively Biased Output
- 8.1.7 Reverse Current
- 8.1.8 Power Dissipation (PD)
- 8.1.1
External Component Selection
- 8.2 Typical Applications
- 8.1
Application Information
- 9 Power-Supply Recommendations
- 10Layout
封裝選項
機械數(shù)據(jù) (封裝 | 引腳)
- RGR|20
散熱焊盤機械數(shù)據(jù) (封裝 | 引腳)
- RGR|20
訂購信息
5 Pin Configuration and Functions
RGR Package
20-Pin VQFN
Top View
Pin Functions
| PIN | I/O | DESCRIPTION | |
|---|---|---|---|
| NAME | NO. | ||
| 50mV | 5 | I | ANY-OUT voltage setting pins. These pins connect to an internal feedback network. Connect these pins to ground, SNS, or leave floating. Connecting these pins to ground increases the output voltage, whereas connecting these pins to SNS increases the resolution of the ANY-OUT network but decreases the range of the network; multiple pins may be simultaneously connected to GND or SNS to select the desired output voltage. Leave these pins floating (open) when not in use. See ANY-OUT Programmable Output Voltage for additional details. |
| 100mV | 6 | ||
| 200mV | 7 | ||
| 400mV | 9 | ||
| 800mV | 10 | ||
| 1.6V | 11 | ||
| BIAS | 12 | I | BIAS supply voltage. This pin enables the use of low-input voltage, low-output (LILO) voltage conditions (that is, VIN = 1.2 V, VOUT = 1 V) to reduce power dissipation across the die. The use of a BIAS voltage improves dc and ac performance for VIN ≤ 2.2 V. A 10-µF capacitor (5-µF capacitance) or larger must be connected between this pin and ground if BIAS pin is used. If not used, this pin must be left floating or tied to ground and a capacitor is not required. |
| EN | 14 | I | Enable pin. Driving this pin to logic high enables the device; driving this pin to logic low disables the device. If enable functionality is not required, this pin must be connected to IN or BIAS. |
| FB | 3 | I | Feedback pin connected to the error amplifier. Although not required, TI recommends a 10-nF feed-forward capacitor from FB to OUT (as close to the device as possible) to maximize ac performance. The use of a feed-forward capacitor may disrupt power-good (PG) functionality. See ANY-OUT Programmable Output Voltage and Adjustable Operation for more details. |
| GND | 8, 18 | — | Ground pin. These pins must be connected to ground, the thermal pad, and each other with a low-impedance connection. |
| IN | 15, 16, 17 | I | Input supply voltage pin. A 10-μF or larger ceramic capacitor (5 μF of capacitance or greater) from IN to ground is required to reduce the impedance of the input supply. Place the input capacitor as close as possible to the input. See Input and Output Capacitor Requirements (CIN and COUT) for more details. |
| NR/SS | 13 | — | Noise-reduction and soft-start pin. Connecting an external capacitor between this pin and ground reduces reference voltage noise and enables the soft-start function. Although not required, TI recommends a 10-nF or larger capacitor be connected from NR/SS to GND (as close as possible to the pin) to maximize ac performance. See Input and Output Capacitor Requirements (CIN and COUT) for more details. |
| OUT | 1, 19, 20 | O | Regulated output pin. A 47-μF or larger ceramic capacitor (25 μF of capacitance or greater) from OUT to ground is required for stability and must be placed as close as possible to the output. Minimize the impedance from the OUT pin to the load. See Input and Output Capacitor Requirements (CIN and COUT) for more details. |
| PG | 4 | O | Active-high, PG pin. An open-drain output indicates when the output voltage reaches VIT(PG) of the target. The use of a feed-forward capacitor may disrupt PG functionality. See Input and Output Capacitor Requirements (CIN and COUT) for more details. |
| SNS | 2 | I | Output voltage sense input pin. This pin connects the internal R1 resistor to the output. Connect this pin to the load side of the output trace only if the ANY-OUT feature is used. If the ANY-OUT feature is not used, leave this pin floating. See ANY-OUT Programmable Output Voltage and Adjustable Operation for more details. |
| Thermal pad | — | Connect the thermal pad to a large-area ground plane. The thermal pad is internally connected to GND. | |