10.1 Layout Guidelines

Before beginning a design using the TPS53513 device, consider the following:

• Place the power components (including input and output capacitors, the inductor, and the DPA02259 device) on the solder side of the PCB. To shield and isolate the small signal traces from noisy power lines, insert and connect at least one inner plane to ground.
• All sensitive analog traces and components such as VFB, PGOOD, TRIP, MODE, and RF must be placed away from high-voltage switching nodes such as SW and VBST to avoid coupling. Use internal layers as ground planes and shield the feedback trace from power traces and components.
• GND (pin 22) must be connected directly to the thermal pad. Connect the thermal pad to the PGND terminals and then to the GND plane.
• The GND1 terminal (pin 27) and the GND2 terminal (pin 28) are not actual GND terminals and neither of these terminals should be used for dedicated ground connection. The recommendation is to connect GND1 terminal (pin 27) and the GND2 terminal (pin 28) to the nearby ground.
• Place the VIN decoupling capacitors as close to the VIN and PGND terminals as possible to minimize the input AC-current loop.
• Place the feedback resistor near the device to minimize the VFB trace distance.
• Place the frequency-setting resistor (R_RF), OCP-setting resistor (R_TRIP) and mode-setting resistor (R_MODE) close to the device. Use the common GND via to connect the resistors to the GND plane if applicable.
• Place the VDD and VREG decoupling capacitors as close to the device as possible. Provide GND vias for each decoupling capacitor and ensure the loop is as small as possible.
• This design defines the PCB trace as a switch node, which connects the SW terminals and high-voltage side of the inductor. The switch node should be as short and wide as possible.
• Use separated vias or trace to connect SW node to the snubber, bootstrap capacitor, and ripple-injection resistor. Do not combine these connections.
• Place one more small capacitor (2.2-nF, 0402 size) between the VIN and PGND terminals. This capacitor must be placed as close to the device as possible.
• TI recommends placing a snubber between the SW shape and GND shape for effective ringing reduction. The value of snubber design starts at 3 Ω + 470 pF.
• Consider R-C-C_C network (ripple injection network) component placement and place the AC coupling capacitor, C_C, close to the device, and R and C close to the power stage. (Application designs with output capacitance lower than the minimum may require only an R‐C‐C network. In this case, Bode plot verification is needed to validate the design).
• See Figure 56 for the layout recommendation.