ZHCSMZ2A December 2020 – June 2021 PCMD3140
PRODUCTION DATA
- 1 特性
- 2 應(yīng)用
- 3 說(shuō)明
- 4 Revision History
- 5 Pin Configuration and Functions
-
6 Specifications
- 6.1 Absolute Maximum Ratings
- 6.2 ESD Ratings
- 6.3 Recommended Operating Conditions
- 6.4 Thermal Information
- 6.5 Electrical Characteristics
- 6.6 Timing Requirements:?I2C Interface
- 6.7 Switching Characteristics: I2C Interface
- 6.8 Timing Requirements:?TDM, I2S or LJ Interface
- 6.9 Switching Characteristics: TDM, I2S or LJ Interface
- 6.10 Timing Requirements:?PDM Digital Microphone Interface
- 6.11 Switching Characteristics: PDM Digial Microphone Interface
- 6.12 Timing Diagrams
- 6.13 Typical Characteristics
-
7 Detailed Description
- 7.1 Overview
- 7.2 Functional Block Diagram
- 7.3
Feature Description
- 7.3.1 Serial Interfaces
- 7.3.2 Phase-Locked Loop (PLL) and Clock Generation
- 7.3.3 Reference Voltage
- 7.3.4 Microphone Bias
- 7.3.5 Digital PDM Microphone Record Channel
- 7.3.6
Signal-Chain Processing
- 7.3.6.1 Programmable Digital Volume Control
- 7.3.6.2 Programmable Channel Gain Calibration
- 7.3.6.3 Programmable Channel Phase Calibration
- 7.3.6.4 Programmable Digital High-Pass Filter
- 7.3.6.5 Programmable Digital Biquad Filters
- 7.3.6.6 Programmable Channel Summer and Digital Mixer
- 7.3.6.7
Configurable Digital Decimation Filters
- 7.3.6.7.1
Linear Phase Filters
- 7.3.6.7.1.1 Sampling Rate: 7.35 kHz to 8 kHz
- 7.3.6.7.1.2 Sampling Rate: 14.7 kHz to 16 kHz
- 7.3.6.7.1.3 Sampling Rate: 22.05 kHz to 24 kHz
- 7.3.6.7.1.4 Sampling Rate: 29.4 kHz to 32 kHz
- 7.3.6.7.1.5 Sampling Rate: 44.1 kHz to 48 kHz
- 7.3.6.7.1.6 Sampling Rate: 88.2 kHz to 96 kHz
- 7.3.6.7.1.7 Sampling Rate: 176.4 kHz to 192 kHz
- 7.3.6.7.1.8 Sampling Rate: 352.8 kHz to 384 kHz
- 7.3.6.7.1.9 Sampling Rate: 705.6 kHz to 768 kHz
- 7.3.6.7.2 Low-Latency Filters
- 7.3.6.7.3
Ultra-Low-Latency Filters
- 7.3.6.7.3.1 Sampling Rate: 14.7 kHz to 16 kHz
- 7.3.6.7.3.2 Sampling Rate: 22.05 kHz to 24 kHz
- 7.3.6.7.3.3 Sampling Rate: 29.4 kHz to 32 kHz
- 7.3.6.7.3.4 Sampling Rate: 44.1 kHz to 48 kHz
- 7.3.6.7.3.5 Sampling Rate: 88.2 kHz to 96 kHz
- 7.3.6.7.3.6 Sampling Rate: 176.4 kHz to 192 kHz
- 7.3.6.7.3.7 Sampling Rate: 352.8 kHz to 384 kHz
- 7.3.6.7.1
Linear Phase Filters
- 7.3.7 Voice Activity Detection (VAD)
- 7.3.8 Interrupts, Status, and Digital I/O Pin Multiplexing
- 7.4 Device Functional Modes
- 7.5 Programming
- 7.6 Register Maps
- 8 Application and Implementation
- 9 Power Supply Recommendations
- 10Layout
- 11Device and Documentation Support
- 12Mechanical, Packaging, and Orderable Information
封裝選項(xiàng)
機(jī)械數(shù)據(jù) (封裝 | 引腳)
- RTE|20
散熱焊盤(pán)機(jī)械數(shù)據(jù) (封裝 | 引腳)
訂購(gòu)信息
7.5.1.1.1 General I2C Operation
The I2C bus employs two signals, SDA (data) and SCL (clock), to communicate between integrated circuits in a system using serial data transmission. The address and data 8-bit bytes are transferred MSB first. In addition, each byte transferred on the bus is acknowledged by the receiving device with an acknowledge bit. Each transfer operation begins with the master device driving a start condition on the bus and ends with the master device driving a stop condition on the bus. The bus uses transitions on the data pin (SDA) while the clock is at logic high to indicate start and stop conditions. A high-to-low transition on SDA indicates a start, and a low-to-high transition indicates a stop. Normal data-bit transitions must occur within the low time of the clock period.
The master device drives a start condition followed by the 7-bit slave address and the read/write (R/W) bit to open communication with another device and then waits for an acknowledgment condition. The slave device holds SDA low during the acknowledge clock period to indicate acknowledgment. When this occurs, the master device transmits the next byte of the sequence. Each slave device is addressed by a unique 7-bit slave address plus the R/W bit (1 byte). All compatible devices share the same signals via a bidirectional bus using a wired-AND connection.
There is no limit on the number of bytes that can be transmitted between start and stop conditions. When the last word transfers, the master device generates a stop condition to release the bus. Figure 7-63 shows a generic data transfer sequence.
Figure 7-63 Typical I2C SequenceIn the system, use external pullup resistors for the SDA and SCL signals to set the logic high level for the bus. The SDA and SCL voltages must not exceed the device supply voltage, IOVDD.