ZHCSMZ2A December 2020 – June 2021 PCMD3140
PRODUCTION DATA
- 1 特性
- 2 應(yīng)用
- 3 說(shuō)明
- 4 Revision History
- 5 Pin Configuration and Functions
-
6 Specifications
- 6.1 Absolute Maximum Ratings
- 6.2 ESD Ratings
- 6.3 Recommended Operating Conditions
- 6.4 Thermal Information
- 6.5 Electrical Characteristics
- 6.6 Timing Requirements:?I2C Interface
- 6.7 Switching Characteristics: I2C Interface
- 6.8 Timing Requirements:?TDM, I2S or LJ Interface
- 6.9 Switching Characteristics: TDM, I2S or LJ Interface
- 6.10 Timing Requirements:?PDM Digital Microphone Interface
- 6.11 Switching Characteristics: PDM Digial Microphone Interface
- 6.12 Timing Diagrams
- 6.13 Typical Characteristics
-
7 Detailed Description
- 7.1 Overview
- 7.2 Functional Block Diagram
- 7.3
Feature Description
- 7.3.1 Serial Interfaces
- 7.3.2 Phase-Locked Loop (PLL) and Clock Generation
- 7.3.3 Reference Voltage
- 7.3.4 Microphone Bias
- 7.3.5 Digital PDM Microphone Record Channel
- 7.3.6
Signal-Chain Processing
- 7.3.6.1 Programmable Digital Volume Control
- 7.3.6.2 Programmable Channel Gain Calibration
- 7.3.6.3 Programmable Channel Phase Calibration
- 7.3.6.4 Programmable Digital High-Pass Filter
- 7.3.6.5 Programmable Digital Biquad Filters
- 7.3.6.6 Programmable Channel Summer and Digital Mixer
- 7.3.6.7
Configurable Digital Decimation Filters
- 7.3.6.7.1
Linear Phase Filters
- 7.3.6.7.1.1 Sampling Rate: 7.35 kHz to 8 kHz
- 7.3.6.7.1.2 Sampling Rate: 14.7 kHz to 16 kHz
- 7.3.6.7.1.3 Sampling Rate: 22.05 kHz to 24 kHz
- 7.3.6.7.1.4 Sampling Rate: 29.4 kHz to 32 kHz
- 7.3.6.7.1.5 Sampling Rate: 44.1 kHz to 48 kHz
- 7.3.6.7.1.6 Sampling Rate: 88.2 kHz to 96 kHz
- 7.3.6.7.1.7 Sampling Rate: 176.4 kHz to 192 kHz
- 7.3.6.7.1.8 Sampling Rate: 352.8 kHz to 384 kHz
- 7.3.6.7.1.9 Sampling Rate: 705.6 kHz to 768 kHz
- 7.3.6.7.2 Low-Latency Filters
- 7.3.6.7.3
Ultra-Low-Latency Filters
- 7.3.6.7.3.1 Sampling Rate: 14.7 kHz to 16 kHz
- 7.3.6.7.3.2 Sampling Rate: 22.05 kHz to 24 kHz
- 7.3.6.7.3.3 Sampling Rate: 29.4 kHz to 32 kHz
- 7.3.6.7.3.4 Sampling Rate: 44.1 kHz to 48 kHz
- 7.3.6.7.3.5 Sampling Rate: 88.2 kHz to 96 kHz
- 7.3.6.7.3.6 Sampling Rate: 176.4 kHz to 192 kHz
- 7.3.6.7.3.7 Sampling Rate: 352.8 kHz to 384 kHz
- 7.3.6.7.1
Linear Phase Filters
- 7.3.7 Voice Activity Detection (VAD)
- 7.3.8 Interrupts, Status, and Digital I/O Pin Multiplexing
- 7.4 Device Functional Modes
- 7.5 Programming
- 7.6 Register Maps
- 8 Application and Implementation
- 9 Power Supply Recommendations
- 10Layout
- 11Device and Documentation Support
- 12Mechanical, Packaging, and Orderable Information
封裝選項(xiàng)
機(jī)械數(shù)據(jù) (封裝 | 引腳)
- RTE|20
散熱焊盤(pán)機(jī)械數(shù)據(jù) (封裝 | 引腳)
訂購(gòu)信息
7.3.6.6 Programmable Channel Summer and Digital Mixer
For applications that require an even higher SNR than that supported for each channel, the device digital summing mode can be used. In this mode, the digital record data are summed up across the channel with an equal weightage factor, which helps in reducing the effective record noise. Table 7-17 lists the configuration settings available for channel summing mode.
| P0_R107_D[3:2] : CH_SUM[2:0] | CHANNEL SUMMING MODE FOR INPUT CHANNELS | SNR AND DYNAMIC RANGE BOOST |
|---|---|---|
| 00 (default) | Channel summing mode is disabled | Not applicable |
| 01 | Output channel 1 = (input channel 1 + input channel 2) / 2 | 3-dB boost in SNR and dynamic range |
| Output channel 2 = (input channel 1 + input channel 2) / 2 | ||
| Output channel 3 = (input channel 3 + input channel 4) / 2 | 3-dB boost in SNR and dynamic range | |
| Output channel 4 = (input channel 3 + input channel 4) / 2 | ||
| 10 | Reserved (do not use this setting) | Not applicable |
| 11 | Reserved (do not use this setting) | Not applicable |
The device additionally supports a fully programmable mixer feature that can mix the various input channels with their custom programmable scale factor to generate the final output channels. The programmable mixer feature is available only if CH_SUM[2:0] is set to 2'b00. The mixer function is supported for all 4 input channels. Figure 7-18 shows a block diagram that describes the mixer 1 operation to generate output channel 1. The programmable coefficients for the mixer operation are located in the Section 7.6.3.3 section. All mixer coefficients are 32-bit, two’s complement numbers using a 1.31 number format. The value of 0x7FFFFFFF is equivalent to +1 (0-dB gain), the value 0x00000000 is equivalent to mute (zero data), and any values in between set the mixer attenuation computed using Equation 3. If the MSB is set to '1' then the attenuation remains the same but the signal phase is inverted.
Figure 7-18 Programmable Digital Mixer Block DiagramA similar mixer operation is performed by mixer 2, mixer 3, and mixer 4 to generate output channel 2, channel 3, and channel 4, respectively.