ZHCSLU2C December 2021 – August 2024 LM63440-Q1 , LM63460-Q1
PRODUCTION DATA
- 1
- 1 特性
- 2 應用
- 3 說明
- 4 Device Comparison Table
- 5 Pin Configuration and Functions
- 6 Specifications
-
7 Detailed Description
- 7.1 Overview
- 7.2 Functional Block Diagram
- 7.3
Feature Description
- 7.3.1 Input Voltage Range (VIN1, VIN2)
- 7.3.2 Output Voltage Setpoint (FB)
- 7.3.3 Precision Enable and Input Voltage UVLO (EN/SYNC)
- 7.3.4 Frequency Synchronization (EN/SYNC)
- 7.3.5 Clock Locking
- 7.3.6 Adjustable Switching Frequency (RT)
- 7.3.7 Power-Good Monitor (PGOOD)
- 7.3.8 Bias Supply Regulator (VCC, BIAS)
- 7.3.9 Bootstrap Voltage and UVLO (CBOOT)
- 7.3.10 Spread Spectrum
- 7.3.11 Soft Start and Recovery From Dropout
- 7.3.12 Overcurrent and Short-Circuit Protection
- 7.3.13 Thermal Shutdown
- 7.3.14 Input Supply Current
- 7.4 Device Functional Modes
-
8 Application and Implementation
- 8.1 Application Information
- 8.2
Typical Applications
- 8.2.1 Design 1 – Automotive Synchronous 6A Buck Regulator at 2.1MHz
- 8.2.2
Design 2 – Automotive Synchronous 4A Buck Regulator at 2.1MHz
- 8.2.2.1 Design Requirements
- 8.2.2.2
Detailed Design Procedure
- 8.2.2.2.1 Custom Design With WEBENCH? Tools
- 8.2.2.2.2 Setting the Output Voltage
- 8.2.2.2.3 Choosing the Switching Frequency
- 8.2.2.2.4 Inductor Selection
- 8.2.2.2.5 Output Capacitor Selection
- 8.2.2.2.6 Input Capacitor Selection
- 8.2.2.2.7 Bootstrap Capacitor
- 8.2.2.2.8 VCC Capacitor
- 8.2.2.2.9 BIAS Power Connection
- 8.2.2.2.10 Feedforward Network
- 8.2.2.2.11 Input Voltage UVLO
- 8.2.2.3 Application Curves
- 8.2.3 Design 3 – Automotive Synchronous 6A Buck Regulator at 400kHz
- 8.3 Power Supply Recommendations
- 8.4 Layout
- 9 Device and Documentation Support
- 10Revision History
- 11Mechanical, Packaging, and Orderable Information
7.3.3 Precision Enable and Input Voltage UVLO (EN/SYNC)
The EN/SYNC input supports adjustable input undervoltage lockout (UVLO) programmed by resistor values for application-specific power-up and power-down requirements. Also, an external logic signal can be used to drive the EN/SYNC input to toggle the output ON or OFF and for system sequencing or protection.
The LM634x0-Q1 enters a low-IQ shutdown mode when EN/SYNC is pulled below 0.4V. The internal LDO regulator powers off, shutting down the bias currents of the LM634x0-Q1. When the EN/SYNC voltage is between the hard shutdown and the precision enable thresholds, the LM634x0-Q1 operates in standby mode with the VCC voltage in regulation. After the voltage at EN/SYNC is above VEN-TH, the converter begins to switch normally, provided the input voltage drives the internal VCC above the rising UVLO threshold of 3.6V (typical).
The EN/SYNC pin cannot be left floating. The simplest way to enable operation is to connect the EN/SYNC pin to VIN, allowing self-start-up of the LM634x0-Q1. However, many applications benefit from the use of a divider network from VIN to EN/SYNC as shown in Figure 7-1, which establishes a precision input voltage UVLO. This can be used for sequencing, to prevent re-triggering of the device when used with long input cables, or to reduce the occurrence of deep discharge of a battery power source. Note that the precision enable threshold, VEN-TH, has a 28% hysteresis to prevent ON/OFF re-triggering. An external logic output of another IC can also be used to drive EN/SYNC, allowing system power sequencing.
Calculate the resistor divider values using Equation 2. See Input Voltage UVLO for additional information.
where
- VIN(on) is the required input voltage turn-on threshold.
Note that EN/SYNC can also be used as an external synchronization clock input. A blanking time, tB, is applied to the enable logic after a clock edge is detected. Any logic change within the blanking time is ignored. The blanking time is not applied when the converter is in shutdown mode. The blanking time ranges from 4μs to 28μs. To effectively disable the output, the EN/SYNC input must stay low for longer than 28μs.