ZHCSOS8A October 2021 – October 2024 ADC09DJ1300 , ADC09QJ1300 , ADC09SJ1300
PRODUCTION DATA
- 1
- 1 特性
- 2 應用
- 3 說明
- 4 Pin Configuration and Functions
-
5 Specifications
- 5.1 Absolute Maximum Ratings
- 5.2 ESD Ratings
- 5.3 Recommended Operating Conditions
- 5.4 Thermal Information
- 5.5 Electrical Characteristics: DC Specifications
- 5.6 Electrical Characteristics: Power Consumption
- 5.7 Electrical Characteristics: AC Specifications
- 5.8 Timing Requirements
- 5.9 Switching Characteristics
- 5.10 Typical Characteristics
-
6 Detailed Description
- 6.1 Overview
- 6.2 Functional Block Diagram
- 6.3
Feature Description
- 6.3.1 Device Comparison
- 6.3.2 Analog Input
- 6.3.3 ADC Core
- 6.3.4
Clocking
- 6.3.4.1 Converter PLL (C-PLL) for Sampling Clock Generation
- 6.3.4.2 LVDS Clock Outputs (PLLREFO±, TRIGOUT±)
- 6.3.4.3 Optional CMOS Clock Outputs (ORC, ORD)
- 6.3.4.4 SYSREF for JESD204C Subclass-1 Deterministic Latency
- 6.3.4.5
JESD204C Interface
- 6.3.4.5.1 Transport Layer
- 6.3.4.5.2 Scrambler
- 6.3.4.5.3 Link Layer
- 6.3.4.5.4 8B/10B Link Layer
- 6.3.4.5.5 64B/66B Link Layer
- 6.3.4.5.6 Physical Layer
- 6.3.4.5.7 JESD204C Enable
- 6.3.4.5.8 Multi-Device Synchronization and Deterministic Latency
- 6.3.4.5.9 Operation in Subclass 0 Systems
- 6.3.4.5.10 Alarm Monitoring
- 6.4
Device Functional Modes
- 6.4.1 Low Power Mode and High Performance Mode
- 6.4.2 JESD204C Modes
- 6.4.3 Power-Down Modes
- 6.4.4
Test Modes
- 6.4.4.1 Serializer Test-Mode Details
- 6.4.4.2 PRBS Test Modes
- 6.4.4.3 Clock Pattern Mode
- 6.4.4.4 Ramp Test Mode
- 6.4.4.5 Short and Long Transport Test Mode
- 6.4.4.6 D21.5 Test Mode
- 6.4.4.7 K28.5 Test Mode
- 6.4.4.8 Repeated ILA Test Mode
- 6.4.4.9 Modified RPAT Test Mode
- 6.4.4.10 Calibration Modes and Trimming
- 6.4.4.11 Offset Calibration
- 6.4.4.12 Trimming
- 6.5 Programming
- 6.6 SPI_Register_Map Registers
- 7 Application and Implementation
- 8 Device and Documentation Support
- 9 Revision History
- 10Mechanical, Packaging, and Orderable Information
6.3.4.5.5.2.1.2 Forward Error Correction (FEC) Mode
Forward error correction (FEC) is an optional feature in JESD204C and is supported by ADC09QJ1300. Whereas CRC-12 mode can only detect errors on the link, FEC is able to detect and correct errors in order to improve the bit error rate (BER) for error-sensitive applications. Many applications can tolerate random bit errors, however some applications, such as an oscilloscope, rely on long error-free measurements in order to detect a certain response from the device under test (DUT). An error in these applications may result in a false-positive detection of the response. Enable FEC mode by setting SHMODE to 2.
A scrambled multiblock of 32 blocks (2048 bits) is input into the FEC parity bit generator to generate the 26-bit parity word. The parity word is sent in the sync header stream of the next multiblock. The receiver then calculates its own 26-bit parity word and calculates the difference between the locally generated and received parity word, called the syndrome of the received bits. If the syndrome is 0, then all bits are assumed to have been received correctly, while any value other than 0 indicates at least one error in either the data bits or the parity word. If the syndrome is non-zero, then it can be used to determine the most likely error and then correct the error. The minimum latency from a bit error to detection and correct of a bit error in the first bit of a multiblock is 58 blocks.
The mapping of the sync header stream when using FEC mode is shown in Table 6-12. FEC[x] corresponds to bit x of the 26-bit FEC word. The 00001 bit sequence at the end of the sync header stream is the pilot signal that is used to identify the end of a multiblock. It is possible for a 00001 sequence to appear in another location within the sync header stream in FEC mode, however it is improbable to see the 00001 sequence in the same location within a sequence of multiple multiblocks. Therefore, in FEC mode it may take more than one multiblock to find the end of a multiblock. EoEMB is the end-of-extended-multiblock bit, which is set to 1 for the last multiblock of an extended multiblock.
| Bit | Function | Bit | Function | Bit | Function | Bit | Function |
|---|---|---|---|---|---|---|---|
| 0 | FEC[25] | 8 | FEC[17] | 16 | FEC[9] | 24 | FEC[2] |
| 1 | FEC[24] | 9 | FEC[16] | 17 | FEC[8] | 25 | FEC[1] |
| 2 | FEC[23] | 10 | FEC[15] | 18 | FEC[7] | 26 | FEC[0] |
| 3 | FEC[22] | 11 | FEC[14] | 19 | FEC[6] | 27 | 0 |
| 4 | FEC[21] | 12 | FEC[13] | 20 | FEC[5] | 28 | 0 |
| 5 | FEC[20] | 13 | FEC[12] | 21 | FEC[4] | 29 | 0 |
| 6 | FEC[19] | 14 | FEC[11] | 22 | EoEMB | 30 | 0 |
| 7 | FEC[18] | 15 | FEC[10] | 23 | FEC[3] | 31 | 1 |
The FEC encoder takes in a multiblock of 32 scrambled blocks (2048 bits) and computes the 26-bit parity word using the generator polynomial given by Equation 11. The 2048 scrambled input bits plus 26 parity bits forms a shortened (2074, 2048) binary cyclic code. The (2074, 2048) binary cyclic code is shortened from the cyclic Fire code (8687, 8661). This polynomial can correct up to a 9-bit burst error per multiblock.
The full 26-bit FEC parity word generation is shown in Figure 6-10. The input is a 2048 bit sequence, built from the 32 scrambled blocks of a multiblock (sync header is not included). The 26-bit parity word, FEC[25:0], is taken from the Sx blocks after the full 2048 bit sequence is processed. The Sx blocks are initialized with 0s before processing each multiblock. For more information on the FEC parity word generation, refer to the JESD204C standard.
Figure 6-10 FEC Parity Bit GeneratorFEC decoding and error correction are not covered here. For full details on FEC decoding and error correction, refer to the JESD204C standard.