ZHCSOS8A October 2021 – October 2024 ADC09DJ1300 , ADC09QJ1300 , ADC09SJ1300
PRODUCTION DATA
| PIN | I/O | DESCRIPTION | |
|---|---|---|---|
| NO. | NAME | ||
| A1, A4, A5, A8, B1, B2, B3, B4, B5, B6, B7, B8, C2, C5, C6, D2, D3, E1, E2, E4, E7, F4, F7, G4, G7, H1, H2, H4, H7, J2, K2, L1, L2, L3, L4, L5, L6, L7, L8, M1, M4, M5, M8 | AGND | — | Analog supply ground. Tie AGND, PGND, SE_GND and DGND to a common ground plane (GND) on the circuit board. |
| C3 | BG | O | Band-gap voltage output. This pin is capable of sourcing only small currents and driving limited capacitive loads, as specified in the Recommended Operating Conditions table. This pin can be left disconnected if not used. |
| B9 | CALSTAT | O | Foreground calibration status output or device alarm output. Functionality is programmed through CAL_STATUS_SEL. This pin can be left disconnected if not used. |
| A9 | CALTRIG | I | Foreground calibration trigger input. This pin is only used if hardware calibration triggering is selected in CAL_TRIG_EN, otherwise software triggering is performed using CAL_SOFT_TRIG. Tie this pin to GND if not used. |
| G1 | CLK– | I | Device (sampling) clock negative input or differential PLL reference clock negative input. TI strongly recommends using AC-coupling for best performance. This pin can be left disconnected if SE_CLK is used to apply the reference clock. |
| F1 | CLK+ | I | Device (sampling) clock positive input or differential PLL reference clock negative input. The clock signal is strongly recommended to be AC-coupled to this input for best performance. This differential input has an internal 100Ω differential termination and is self-biased to the optimal input common-mode voltage as long as DEVCLK_LVPECL_EN is set to 0. This pin can be left disconnected if SE_CLK is used to apply the reference clock when the PLL is used. |
| C7 | CLKCFG0 | I | CLKCFG0 and CLKCFG1 can be used enable additional clock outputs on ORC and ORD when the C-PLL is used (PLL_EN is set high). Tie this pin to ground if not used. |
| D7 | CLKCFG1 | I | CLKCFG0 and CLKCFG1 can be used enable additional clock outputs on ORC and ORD when the C-PLL is used (PLL_EN is set high). Tie this pin to ground if not used. |
| K12 | D0– | O | High-speed serialized data output for lane 0, negative connection. This pin can be left disconnected if not used. |
| J12 | D0+ | O | High-speed serialized data output for lane 0, positive connection. This differential output must be AC-coupled and must always be terminated with a 100Ω differential termination at the receiver. This pin can be left disconnected if not used. |
| H12 | D1– | O | High-speed serialized data output for lane 1, negative connection. This pin can be left disconnected if not used. |
| G12 | D1+ | O | High-speed serialized data output for lane 1, positive connection. This differential output must be AC-coupled and must always be terminated with a 100-Ω differential termination at the receiver. This pin can be left disconnected if not used. |
| F12 | D2– | O | High-speed serialized data output for lane 2, negative connection. This pin can be left disconnected if not used. |
| E12 | D2+ | O | High-speed serialized data output for lane 2, positive connection. This differential output must be AC-coupled and must always be terminated with a 100Ω differential termination at the receiver. This pin can be left disconnected if not used. |
| D12 | D3– | O | High-speed serialized data output for lane 3, negative connection. This pin can be left disconnected if not used. |
| C12 | D3+ | O | High-speed serialized data output for lane 3, positive connection. This differential output must be AC-coupled and must always be terminated with a 100-Ω differential termination at the receiver. This pin can be left disconnected if not used. |
| K11 | D4- | O | High-speed serialized data output for lane 4, negative connection. Not used for single channel devices. This pin can be left disconnected if not used. |
| J11 | D4+ | O | High-speed serialized data output for lane 4, positive connection. Not used for single channel devices. This differential output must be AC-coupled and must always be terminated with a 100Ω differential termination at the receiver. This pin can be left disconnected if not used. |
| H11 | D5- | O | High-speed serialized data output for lane 5, negative connection. Not used for single channel devices. This pin can be left disconnected if not used. |
| G11 | D5+ | O | High-speed serialized data output for lane 5, positive connection. Not used for single channel devices. This differential output must be AC-coupled and must always be terminated with a 100-Ω differential termination at the receiver. This pin can be left disconnected if not used. |
| F11 | D6- | O | High-speed serialized data output for lane 6, negative connection. Not used for single channel devices. This pin can be left disconnected if not used. |
| E11 | D6+ | O | High-speed serialized data output for lane 6, positive connection. Not used for single channel devices. This differential output must be AC-coupled and must always be terminated with a 100Ω differential termination at the receiver. This pin can be left disconnected if not used. |
| D11 | D7- | O | High-speed serialized data output for lane 7, negative connection. Not used for single channel devices. This pin can be left disconnected if not used. |
| C11 | D7+ | O | High-speed serialized data output for lane 7, positive connection. Not used for single channel devices. This differential output must be AC-coupled and must always be terminated with a 100-Ω differential termination at the receiver. This pin can be left disconnected if not used. |
| A11, A12, B11, B12, C10, F10, G10, K10, L9, L11, L12, M11, M12 | DGND | — | Digital supply ground. Tie AGND, PGND, SE_GND and DGND to a common ground plane (GND) on the circuit board. |
| A3 | INA– | I | Channel A analog input negative connection for quad, dual and single channel devices. See INA+ for detailed description. This input is terminated to VA11 through a 50Ω termination resistor. This pin can be left disconnected if not used. |
| A2 | INA+ | I | Channel A analog input positive connection for quad, dual and single channel devices. The differential full-scale input voltage is determined by the FS_RANGE register (see the Full-Scale Voltage (VFS) Adjustment section). This input is terminated to VA11 through a 50Ω termination resistor. The input common-mode voltage is internally self-biased to VA11 (1.1 V nominally) and must follow the recommendations in the Recommended Operating Conditions table. This input can be AC coupled to the source if DC signals are not required. If DC signals are required then a DC-coupled fully differential driving amplifier must be used with its output common-mode voltage set to the VA11 supply voltage. This pin can be left disconnected if not used. |
| A7 | INB– | I | Channel B analog input negative connection for quad and dual channel devices. Do not connect for single channel device. See INB+ for detailed description. This input is terminated to VA11 through a 50Ω termination resistor. This pin can be left disconnected if not used. |
| A6 | INB+ | I | Channel B analog input positive connection for quad and dual channel devices. Do not connect for single channel device. The differential full-scale input voltage is determined by the FS_RANGE register (see the Full-Scale Voltage (VFS) Adjustment section). This input is terminated to VA11 through a 50Ω termination resistor. The input common-mode voltage is internally self-biased to VA11 (1.1V nominally) and must follow the recommendations in the Recommended Operating Conditions table. This input can be AC coupled to the source if DC signals are not required. If DC signals are required then a DC-coupled fully differential driving amplifier must be used with its output common-mode voltage set to the VA11 supply voltage. This pin can be left disconnected if not used. |
| M7 | INC– | I | Channel C analog input negative connection for quad channel device. Do not connect for single and dual channel devices. See INC+ for detailed description. This input is terminated to VA11 through a 50Ω termination resistor. This pin can be left disconnected if not used. |
| M6 | INC+ | I | Channel C analog input positive connection for quad channel device. Do not connect for single and dual channel devices. The differential full-scale input voltage is determined by the FS_RANGE register (see the Full-Scale Voltage (VFS) Adjustment section). This input is terminated to VA11 through a 50Ω termination resistor. The input common-mode voltage is internally self-biased to VA11 (1.1 V nominally) and must follow the recommendations in the Recommended Operating Conditions table. This input can be AC coupled to the source if DC signals are not required. If DC signals are required then a DC-coupled fully differential driving amplifier must be used with its output common-mode voltage set to the VA11 supply voltage. This pin can be left disconnected if not used. |
| M3 | IND– | I | Channel D analog input negative connection for quad channel device. Do not connect for single and dual channel devices. See IND+ for detailed description. This input is terminated to VA11 through a 50Ω termination resistor. This pin can be left disconnected if not used. |
| M2 | IND+ | I | Channel D analog input positive connection for quad channel device. Do not connect for single and dual channel devices. The differential full-scale input voltage is determined by the FS_RANGE register (see the Full-Scale Voltage (VFS) Adjustment section). This input is terminated to VA11 through a 50Ω termination resistor. The input common-mode voltage is internally self-biased to VA11 (1.1V nominally) and must follow the recommendations in the Recommended Operating Conditions table. This input can be AC coupled to the source if DC signals are not required. If DC signals are required then a DC-coupled fully differential driving amplifier must be used with its output common-mode voltage set to the VA11 supply voltage. This pin can be left disconnected if not used. |
| C9 | ORA | O | Fast over-range detection status output for channel A. When the analog input for channel A exceeds the threshold programmed into OVR_T, this status indicator goes high. The minimum pulse duration is set by OVR_N. See the ADC Overrange Detection section for more information. This pin can be left disconnected if not used. |
| D9 | ORB | O | Fast over-range detection status output for channel B. Only used for quad and dual channel devices. Do not connect for single channel device. When the analog input for channel B exceeds the threshold programmed into OVR_T, this status indicator goes high. The minimum pulse duration is set by OVR_N. See the ADC Overrange Detection section for more information. This pin can be left disconnected if not used. |
| E9 | ORC | O | Fast over-range detection status output for channel C or additional clock output. The fast over-range detection function is only available for quad channel device. When the analog input for channel C exceeds the threshold programmed into OVR_T, this status indicator goes high. The minimum pulse duration is set by OVR_N. See the ADC Overrange Detection section for more information. This pin can alternatively be used as an additional clock output (DIVREF_C) when enabled by CLKCFG[1:0] or through the SPI register configuration and when PLL_EN is high. When CLKCFG0 and CLKCFG1 are both set low (or disabled through SPI) the ORC output is used to output the over-range signal for ADC channel C.ORC can be programmed as a copy of PLLREFO (CLKCFG[1:0] = 0x1) or as a divide-by-2 (CLKCFG[1:0] = 0x2) or divide-by-4 (CLKCFG[1:0] = 0x3) copy of PLLREFO. The clock at ORC is available at device power up if PLL_EN is set high, PD is set low and CLKCFG[1:0] are configured appropriately. This pin can be left disconnected if not used. |
| F9 | ORD | O | Fast over-range detection status output for channel D or additional clock output. The fast over-range detection function is only available for quad channel device. When the analog input for channel D exceeds the threshold programmed into OVR_T, this status indicator goes high. The minimum pulse duration is set by OVR_N. See the ADC Overrange Detection section for more information. This pin can alternatively be used as an additional clock output (DIVREF_D) when enabled by CLKCFG[1:0] or through the SPI register configuration and when PLL_EN is high. When CLKCFG0 and CLKCFG1 are both set low (or disabled through SPI) the ORD output is used to output the over-range signal for ADC channel D.ORD can be programmed as a copy of PLLREFO when any or both of CLKCFG[1:0] are set which will be available at startup if PLL_EN is set high and PD is held low. ORD can be set as a divide-by-2 or divide-by-4 copy of PLLREFO when overridden through the SPI register. A clock out of ORD is only available if a clock is also output from ORC. If only one clock is required then use ORC. This pin can be left disconnected if not used. |
| M9 | PD | I | CMOS input to power down the device for power savings or temperature diode calibration. Setting PD high disables PLLREFO and the ORC and ORD clock outputs and therefore this pin should not be used if these clocks are critical for system operation. Tie this pin to GND if not used. |
| J3, K5 | PGND | — | PLL supply ground. Tie AGND, PGND, SE_GND and DGND to a common ground plane (GND) on the circuit board. |
| D8 | PLL_EN | I | CMOS input to enable the internal PLL for sampling clock generation if set high or to disable and bypass the PLL if set low. Tie this pin to GND if PLL is not used. |
| C8 | PLLREF_SE | I | CMOS input to select the single-ended PLL reference clock input (SE_CLK) if set high or the differential clock input (CLK±) if set low. Only CLK± can be used for the sampling clock if the PLL is disabled. Tie this pin to GND if the PLL is not used or if CLK± is used as the reference clock input. |
| K7 | PLLREFO– | O | Negative LVDS PLL reference clock output. The clock is repeated from the selected PLL reference clock input (CLK± or SE_CLK). It is available at device power up to clock other devices when PLL_EN is set high and PD is held low. This pin can be left disconnected if not used. |
| J7 | PLLREFO+ | O | Positive LVDS PLL reference clock output. The clock is repeated from the selected PLL reference clock input (CLK± or SE_CLK). It is available at device power up to clock other devices when PLL_EN is set high and PD is held low. This pin can be left disconnected if not used. |
| F8 | SCLK | I | Serial interface clock. This pin functions as the serial-interface clock input that clocks the serial programming data in and out. The Using the Serial Interface section describes the serial interface in more detail. Supports 1.1-V to 1.9-V CMOS levels. |
| E8 | SCS | I | Serial interface chip select active low input. The Using the Serial Interface section describes the serial interface in more detail. Supports 1.1V to 1.9V CMOS levels. This pin has a 82-kΩ pull-up resistor to VD11. |
| G8 | SDI | I | Serial interface data input. The Using the Serial Interface section describes the serial interface in more detail. Supports 1.1V to 1.9V CMOS levels. |
| G9 | SDO | O | Serial interface data output. The Using the Serial Interface section describes the serial interface in more detail. This pin is high impedance during normal device operation. This pin outputs 1.9V CMOS levels during serial interface read operations. This pin can be left disconnected if not used. |
| F2 | SE_CLK | I | Single-ended PLL reference clock input. This input is selected when PLL_EN is held high and PLLREF_SE is held high. When PLLREF_SE is set low, CLK± is used as the differential PLL reference input. This pin should be tied to GND if not used. |
| G2 | SE_GND | — | Ground reference for single-ended PLL reference clock input. Tie AGND, PGND, SE_GND and DGND to a common ground plane (GND) on the circuit board. |
| C4 | SYNCSE | I | Single-ended JESD204C SYNC signal. This input is an active low input that is used to initialize the JESD204C serial link in 8B/10B modes when SYNC_SEL is set to 0. The 64B/66B modes do not use the SYNC signal. When toggled low in 8B/10B modes this input initiates code group synchronization (see the Code Group Synchronization (CGS) section). After code group synchronization, this input must be toggled high to start the initial lane alignment sequence (see the Initial Lane Alignment Sequence (ILAS) section). Tie this pin to ground if TMSTP± or JSYNC_N is used as the JESD204C SYNC signal or for 64B/66B encoded JESD204C modes. |
| K1 | SYSREF– | I | SYSREF negative input. Leave this pin disconnected if not used and power down the SYSREF± receiver using SYSREF_RECV_EN. |
| J1 | SYSREF+ | I | The SYSREF positive input is used to achieve synchronization and deterministic latency across the JESD204C interface. This differential input (SYSREF+ to SYSREF–) has an internal untrimmed 100-Ω differential termination and can be AC-coupled when SYSREF_LVPECL_EN is set to 0. This input is self-biased when SYSREF_LVPECL_EN is set to 0. The termination changes to 50Ω to ground on each input pin (SYSREF+ and SYSREF–) and can be DC-coupled when SYSREF_LVPECL_EN is set to 1. This input is not self-biased when SYSREF_LVPECL_EN is set to 1 and must be biased externally to the input common-mode voltage range provided in the Recommended Operating Conditions table. Leave this pin disconnected if not used and power down the SYSREF± receiver using SYSREF_RECV_EN. |
| K4 | TDIODE– | I | Temperature diode negative (cathode) connection. This pin can be left disconnected if not used. |
| K3 | TDIODE+ | I | Temperature diode positive (anode) connection. An external temperature sensor can be connected to TDIODE+ and TDIODE– to monitor the junction temperature of the device. This pin can be left disconnected if not used. |
| D1 | TMSTP– | I | Timestamp input negative connection. This pin can be left disconnected and the TMSTP receiver powered down (TMSTP_RECV_EN = 0) if timestamp is not required. |
| C1 | TMSTP+ | I | Timestamp input positive connection. This
input is a timestamp input, used to mark a
specific sample, when TIME_STAMP_EN is set to 1. For additional
usage information, see the Timestamp section. TMSTP_RECV_EN must be set to 1 to use this input. This differential input (TMSTP+ to TMSTP–) has an internal untrimmed 100Ω differential termination and can be AC-coupled when TMSTP_LVPECL_EN is set to 0. The termination changes to 50Ω to ground on each input pin (TMSTP+ and TMSTP–) and can be DC coupled when TMSTP_LVPECL_EN is set to 1. This pin is not self-biased and therefore must be externally biased for both AC- and DC-coupled configurations. The common-mode voltage must be within the range provided in the Recommended Operating Conditions table when both AC and DC coupled. Can also be used as a differential SYNC input for the JESD204C interface with 8b/10b encoding. This pin can be left disconnected and the TMSTP receiver powered down (TMSTP_RECV_EN = 0) if timestamp is not required. |
| K9 | TRIGOUT– | O | Negative LVDS output for trigger repeated from TMSTP± or clock output generated from the SerDes PLL. This output can be enabled by setting TRIGOUT_EN to 1 and configured by TRIGOUT_MODE. Setting the PD pin high disables this output. This pin can be left disconnected if not used. |
| J9 | TRIGOUT+ | O | Positive LVDS output for trigger repeated from TMSTP± or clock output generated from the SerDes PLL. This output can be enabled by setting TRIGOUT_EN to 1 and configured by TRIGOUT_MODE. Setting the PD pin high disables this output. This pin can be left disconnected if not used. |
| D6, E3, E5, F3, F5, G3, G5, H3, H5, J6 | VA11 | — | 1.1V analog supply |
| D4, D5, E6, F6, G6, H6 | VA19 | — | 1.9V analog supply |
| A10, B10, D10, E10, H8, H9, H10, J10, L10, M10 | VD11 | — | 1.1V digital supply |
| J4, J5 | VPLL19 | — | 1.9V supply for internal PLL and VCO |
| K6 | VREFO | — | 1.9V supply for PLLREFO± output driver and PLL charge pump |
| J8, K8 | VTRIG | — | 1.1V to 1.9V supply for TRIGOUT± output driver |