ZHCSOS8A October 2021 – October 2024 ADC09DJ1300 , ADC09QJ1300 , ADC09SJ1300
PRODUCTION DATA
- 1
- 1 特性
- 2 應用
- 3 說明
- 4 Pin Configuration and Functions
-
5 Specifications
- 5.1 Absolute Maximum Ratings
- 5.2 ESD Ratings
- 5.3 Recommended Operating Conditions
- 5.4 Thermal Information
- 5.5 Electrical Characteristics: DC Specifications
- 5.6 Electrical Characteristics: Power Consumption
- 5.7 Electrical Characteristics: AC Specifications
- 5.8 Timing Requirements
- 5.9 Switching Characteristics
- 5.10 Typical Characteristics
-
6 Detailed Description
- 6.1 Overview
- 6.2 Functional Block Diagram
- 6.3
Feature Description
- 6.3.1 Device Comparison
- 6.3.2 Analog Input
- 6.3.3 ADC Core
- 6.3.4
Clocking
- 6.3.4.1 Converter PLL (C-PLL) for Sampling Clock Generation
- 6.3.4.2 LVDS Clock Outputs (PLLREFO±, TRIGOUT±)
- 6.3.4.3 Optional CMOS Clock Outputs (ORC, ORD)
- 6.3.4.4 SYSREF for JESD204C Subclass-1 Deterministic Latency
- 6.3.4.5
JESD204C Interface
- 6.3.4.5.1 Transport Layer
- 6.3.4.5.2 Scrambler
- 6.3.4.5.3 Link Layer
- 6.3.4.5.4 8B/10B Link Layer
- 6.3.4.5.5 64B/66B Link Layer
- 6.3.4.5.6 Physical Layer
- 6.3.4.5.7 JESD204C Enable
- 6.3.4.5.8 Multi-Device Synchronization and Deterministic Latency
- 6.3.4.5.9 Operation in Subclass 0 Systems
- 6.3.4.5.10 Alarm Monitoring
- 6.4
Device Functional Modes
- 6.4.1 Low Power Mode and High Performance Mode
- 6.4.2 JESD204C Modes
- 6.4.3 Power-Down Modes
- 6.4.4
Test Modes
- 6.4.4.1 Serializer Test-Mode Details
- 6.4.4.2 PRBS Test Modes
- 6.4.4.3 Clock Pattern Mode
- 6.4.4.4 Ramp Test Mode
- 6.4.4.5 Short and Long Transport Test Mode
- 6.4.4.6 D21.5 Test Mode
- 6.4.4.7 K28.5 Test Mode
- 6.4.4.8 Repeated ILA Test Mode
- 6.4.4.9 Modified RPAT Test Mode
- 6.4.4.10 Calibration Modes and Trimming
- 6.4.4.11 Offset Calibration
- 6.4.4.12 Trimming
- 6.5 Programming
- 6.6 SPI_Register_Map Registers
- 7 Application and Implementation
- 8 Device and Documentation Support
- 9 Revision History
- 10Mechanical, Packaging, and Orderable Information
6.3.4.5.5.2.1.1 Cyclic Redundancy Check (CRC) Mode
The cyclic redundancy check (CRC) mode is available to allow detection of potential bit errors during transmission. Support for the 12-bit word CRC-12 mode is required by JESD204C, while a 3-bit word CRC-3 mode is optional. The device does not support the CRC-3 mode and therefore this section is specific to the CRC-12 mode only. The transmitter computes the CRC-12 parity bits from the scrambled data bits of the 32 blocks of a multiblock. The 12-bit CRC parity word is then transmitted in the sync header stream of the next multiblock. The receiver computes the 12-bit parity word of the received multiblock and compares it against the received 12-bit parity word of the next multiblock. A difference indicates that there is at least one error in the received data bits or in the received 12-bit parity word. The minimum latency to the detection of a bit error in the first data bit of a multiblock is 46 blocks. Enable CRC-12 mode by setting SHMODE to 0.
The mapping of the sync header stream when using the CRC-12 mode is shown in Table 6-11. CRC[x] corresponds to bit x of the 12-bit CRC word. Cmd[x] corresponds to bit x of the 7 bit command word, which are always set to 0s in the device. The 00001 bit sequence at the end of the sync header stream is the pilot signal that is used to identify the end of a multiblock. The 1s that occur throughout the sync header ensure that the pilot signal can only be seen at the end of the sync header, allowing multiblock alignment after only a single multiblock has been received. EoEMB is the end-of-extended-multiblock bit, which is set to 1 for the last multiblock of an extended multiblock.
| Bit | Function | Bit | Function | Bit | Function | Bit | Function |
|---|---|---|---|---|---|---|---|
| 0 | CRC[11] | 8 | CRC[5] | 16 | Cmd[6] | 24 | Cmd[2] |
| 1 | CRC[10] | 9 | CRC[4] | 17 | Cmd[5] | 25 | Cmd[1] |
| 2 | CRC[9] | 10 | CRC[3] | 18 | Cmd[4] | 26 | Cmd[0] |
| 3 | 1 | 11 | 1 | 19 | 1 | 27 | 0 |
| 4 | CRC[8] | 12 | CRC[2] | 20 | Cmd[3] | 28 | 0 |
| 5 | CRC[7] | 13 | CRC[1] | 21 | 1 | 29 | 0 |
| 6 | CRC[6] | 14 | CRC[0] | 22 | EoEMB | 30 | 0 |
| 7 | 1 | 15 | 1 | 23 | 1 | 31 | 1 |
The CRC-12 encoder takes in a multiblock of 32 scrambled blocks (2048 bits) and computes the 12-bit parity word using the generator polynomial given by Equation 10. The polynomial is sufficient to detect all 2-bit errors in a multiblock, spanning any distance, and burst error sequences of up to 12-bits in length. The probability of not detecting a 3-bit error spanning any distance in a multiblock is approximately 0.004%.
The full parity bit generation for CRC-12 is shown in Figure 6-9. The input is a 2048 bit sequence, built from the 32 scrambled blocks of a multiblock (sync header is not included). The 12-bit parity word, CRC[11:0], is taken from the Sx blocks after the full 2048 bit sequence is processed. The Sx blocks are initialized with 0s before processing each multiblock. For more information on the CRC-12 parity word generation, refer to the JESD204C standard.
Figure 6-9 CRC-12 Parity Bit Generator