UCC21330-Q1
-
Universal: dual low-side, dual high-side or halfbridge driver
- AEC-Q100 qualified with the following results
- Device temperature grade 1
- Junction temperature range –40 to +150°C
- Up to 4A peak source and 6A peak sink output
- Common-mode transient immunity (CMTI) greater than 125V/ns
- Up to 25V VDD output drive supply
- 5V,8V,12V VDD UVLO options
- Switching parameters:
- 33ns typical propagation delay
- 5ns maximum pulse-width distortion
- 10μs maximum VDD power-up delay
- UVLO protection for all power supplies
- Fast disable for power sequencing
The UCC21330-Q1 is an isolated dual channel gate driver family with programmable dead time and wide temperature range. It is designed with 4A peak-source and 6A peak-sink current to drive power MOSFET, SiC, GaN, and IGBT transistors.
The UCC21330-Q1 can be configured as two low-side drivers, two high-side drivers, or a half-bridge driver. The input side is isolated from the two output drivers by a 3kVRMS isolation barrier, with a minimum of 125V/ns common-mode transient immunity (CMTI).
Protection features include: resistor programmable dead time, disable feature to shut down both outputs simultaneously, and integrated de-glitch filter that rejects input transients shorter than 5ns. All supplies have UVLO protection.
With all these advanced features, the UCC21330-Q1 device enables high efficiency, high power density, and robustness in a wide variety of power applications.
技術文檔
| 類型 | 標題 | 下載最新的英語版本 | 日期 | |||
|---|---|---|---|---|---|---|
| * | 數據表 | UCC21330x -Q1 Automotive 4A, 6A, 3kVRMS Isolated Dual-Channel Gate Driver 數據表 (Rev. A) | PDF | HTML | 2024年 6月 28日 | ||
| 功能安全信息 | UCC21222-Q1 and UCC21330-Q1 Functional Safety FIT Rate, FMD and Pin FMA (Rev. B) | PDF | HTML | 2025年 1月 30日 |
設計和開發
如需其他信息或資源,請點擊以下任一標題進入詳情頁面查看(如有)。
UCC21220EVM-009 — UCC21220 4A、6A、3.0kVRMS 隔離式雙通道柵極驅動器評估模塊
Application Guide: Dual-Channel Schematic and Layout Design Guidelines (Rev. A)
PSPICE-FOR-TI — PSpice? for TI 設計和仿真工具
借助?PSpice for TI 的設計和仿真環境及其內置的模型庫,您可對復雜的混合信號設計進行仿真。創建完整的終端設備設計和原型解決方案,然后再進行布局和制造,可縮短產品上市時間并降低開發成本。?
在?PSpice for TI 設計和仿真工具中,您可以搜索 TI (...)
| 封裝 | 引腳 | CAD 符號、封裝和 3D 模型 |
|---|---|---|
| SOIC (D) | 16 | Ultra Librarian |
訂購和質量
- RoHS
- REACH
- 器件標識
- 引腳鍍層/焊球材料
- MSL 等級/回流焊峰值溫度
- MTBF/時基故障估算
- 材料成分
- 鑒定摘要
- 持續可靠性監測
- 制造廠地點
- 封裝廠地點
推薦產品可能包含與 TI 此產品相關的參數、評估模塊或參考設計。