TLV840-Q1
Qualified for automotive applications:
- AEC-Q100 qualified with the following results:
- Device temperature grade 1: –40°C to +125°C ambient operating temperature
- Device HBM ESD classification level 2
- Device CDM ESD classification level C7B
Designed for high performance:
- Nano supply current : 120 nA (Typ)
- High accuracy: ±0.5% (Typ)
- Built-in hysteresis (VHYS): 5% (Typ)
- Fixed threshold voltage (VIT-): 0.8 V to 5.4 V
Designed for a wide range of applications:
- Operating voltage range : 0.7 V to 6 V
- Fixed (VIT-) voltage: 0.8 V to 5.4 V in 0.1 V steps
- Programmable reset time delay (tD)
- Min time delay: 40 μs (typ) without capacitor
- Active-low manual reset (MR)
Multiple output topologies / Package type:
- Four output topologies (RESET / RESET):
- TLV840MADL-Q1: open-drain, active-low
- TLV840MAPL-Q1: push-pull, active-low
- TLV840MADH-Q1: open-drain, active-high
- TLV840MAPH-Q1: push-pull, active-high
- Package: SOT23-5 (DBV)
The TLV840-Q1 device is a voltage supervisor or reset IC that can operate at wide input voltage levels from 0.7 V to 6 V while maintaining very low quiescent current across the whole VDD and temperature range. TLV840-Q1 offers the best combination of low power consumption, high accuracy and low propagation delay (tp_HL= 30 µs typical).
Reset output signal is asserted when the voltage at VDD drops below the negative voltage threshold (VIT-). Reset signal is cleared when VDD rise above VIT- plus hysteresis (VHYS) and the reset time delay (tD) expires. Reset time delay can be programmed by connecting a capacitor between the CT pin and ground. For a minimum reset delay time the CT pin can be left floating. The TLV840-Q1, with its manual reset pin (MR), offers program flexibility by forcing the system into a hard reset when the pin is asserted.
Additional features: Low power-on reset voltage (VPOR), built-in glitch immunity protection for VDD, built-in hysteresis, low open-drain output leakage current (Ilkg(OD)). TLV840-Q1 is a perfect voltage monitoring solution for automotive applications and battery-powered / low-power applications.
技術文檔
| 類型 | 標題 | 下載最新的英語版本 | 日期 | |||
|---|---|---|---|---|---|---|
| * | 數據表 | TLV840-Q1 Nano-Power Voltage Supervisor with Adjustable Reset Time Delay 數據表 (Rev. A) | PDF | HTML | 2021年 4月 13日 | ||
| 功能安全信息 | TLV840-Q1 Functional Safety, FIT Rate, Failure Mode Distribution and Pin FMA | PDF | HTML | 2021年 4月 15日 | |||
| EVM 用戶指南 | TLV840EVM Voltage Supervisor User's Guide | 2020年 2月 13日 |
設計和開發
如需其他信息或資源,請點擊以下任一標題進入詳情頁面查看(如有)。
PSPICE-FOR-TI — PSpice? for TI 設計和仿真工具
借助?PSpice for TI 的設計和仿真環境及其內置的模型庫,您可對復雜的混合信號設計進行仿真。創建完整的終端設備設計和原型解決方案,然后再進行布局和制造,可縮短產品上市時間并降低開發成本。?
在?PSpice for TI 設計和仿真工具中,您可以搜索 TI (...)
| 封裝 | 引腳 | CAD 符號、封裝和 3D 模型 |
|---|---|---|
| SOT-23 (DBV) | 5 | Ultra Librarian |
訂購和質量
- RoHS
- REACH
- 器件標識
- 引腳鍍層/焊球材料
- MSL 等級/回流焊峰值溫度
- MTBF/時基故障估算
- 材料成分
- 鑒定摘要
- 持續可靠性監測
- 制造廠地點
- 封裝廠地點