產品詳情

Digital audio interface AES/EBU, S/PDIF Control interface I2C, SPI Sampling rate (max) (kHz) 216 Rating Catalog Operating temperature range (°C) -40 to 85
Digital audio interface AES/EBU, S/PDIF Control interface I2C, SPI Sampling rate (max) (kHz) 216 Rating Catalog Operating temperature range (°C) -40 to 85
TQFP (PFB) 48 81 mm2 9 x 9
  • Two-Channel Asynchronous Sample Rate Converter (SRC)
    • Dynamic Range with –60dB Input (A-Weighted): 144dB typical
    • Total Harmonic Distortion and Noise (THD+N) with Full-Scale Input: –140dB typical
    • Supports Audio Input and Output Data Word Lengths Up to 24 Bits
    • Supports Input and Output Sampling Frequencies Up to 216kHz
    • Automatic Detection of the Input-to-Output Sampling Ratio
    • Wide Input-to-Output Conversion Range:
      16:1 to 1:16 Continuous
    • Excellent Jitter Attenuation Characteristics
    • Digital De-Emphasis Filtering for 32kHz, 44.1kHz, and 48kHz Input Sampling Rates
    • Digital Output Attenuation and Mute Functions
    • Output Word Length Reduction
    • Status Registers and Interrupt Generation for Sampling Ratio and Ready Flags
  • Digital Audio Interface Transmitter (DIT)
    • Supports Sampling Rates Up to 216kHz
    • Includes Differential Line Driver and
      CMOS Buffered Outputs
    • Block-Sized Data Buffers for Both Channel Status and User Data
    • Status Registers and Interrupt Generation for Flag and Error Conditions
  • User-Selectable Serial Host Interface: SPI or Philips I2C?
    • Provides Access to On-Chip Registers and Data Buffers

    U.S. Patent No. 7,262,716

  • Digital Audio Interface Receiver (DIR)
    • PLL Lock Range Includes Sampling Rates from 20kHz to 216kHz
    • Includes Four Differential Input Line Receivers and an Input Multiplexer
    • Bypass Multiplexer Routes Line Receiver Outputs to Line Driver and Buffer Outputs
    • Block-Sized Data Buffers for Both Channel Status and User Data
    • Automatic Detection of Non-PCM Audio Streams (DTS CD/LD and IEC 61937 formats)
    • Audio CD Q-Channel Sub-Code Decoding and Data Buffer
    • Status Registers and Interrupt Generation for Flag and Error Conditions
    • Low Jitter Recovered Clock Output
  • Two Audio Serial Ports (Ports A and B)
    • Synchronous Serial Interface to External Signal Processors, Data Converters, and Logic
    • Slave or Master Mode Operation with Sampling Rates up to 216kHz
    • Supports Left-Justified, Right-Justified, and Philips I2S? Data Formats
    • Supports Audio Data Word Lengths Up to
      24 Bits
  • Four General-Purpose Digital Outputs
    • Multifunction Programmable Via Control Registers
  • Extensive Power-Down Support
    • Functional Blocks May Be Disabled Individually When Not In Use
  • Operates From +1.8V Core and +3.3V I/O Power Supplies
  • Packages:
    • QFN-40
    • Small TQFP-48 Package, Compatible with the SRC4382 and DIX4192
  • Two-Channel Asynchronous Sample Rate Converter (SRC)
    • Dynamic Range with –60dB Input (A-Weighted): 144dB typical
    • Total Harmonic Distortion and Noise (THD+N) with Full-Scale Input: –140dB typical
    • Supports Audio Input and Output Data Word Lengths Up to 24 Bits
    • Supports Input and Output Sampling Frequencies Up to 216kHz
    • Automatic Detection of the Input-to-Output Sampling Ratio
    • Wide Input-to-Output Conversion Range:
      16:1 to 1:16 Continuous
    • Excellent Jitter Attenuation Characteristics
    • Digital De-Emphasis Filtering for 32kHz, 44.1kHz, and 48kHz Input Sampling Rates
    • Digital Output Attenuation and Mute Functions
    • Output Word Length Reduction
    • Status Registers and Interrupt Generation for Sampling Ratio and Ready Flags
  • Digital Audio Interface Transmitter (DIT)
    • Supports Sampling Rates Up to 216kHz
    • Includes Differential Line Driver and
      CMOS Buffered Outputs
    • Block-Sized Data Buffers for Both Channel Status and User Data
    • Status Registers and Interrupt Generation for Flag and Error Conditions
  • User-Selectable Serial Host Interface: SPI or Philips I2C?
    • Provides Access to On-Chip Registers and Data Buffers

    U.S. Patent No. 7,262,716

  • Digital Audio Interface Receiver (DIR)
    • PLL Lock Range Includes Sampling Rates from 20kHz to 216kHz
    • Includes Four Differential Input Line Receivers and an Input Multiplexer
    • Bypass Multiplexer Routes Line Receiver Outputs to Line Driver and Buffer Outputs
    • Block-Sized Data Buffers for Both Channel Status and User Data
    • Automatic Detection of Non-PCM Audio Streams (DTS CD/LD and IEC 61937 formats)
    • Audio CD Q-Channel Sub-Code Decoding and Data Buffer
    • Status Registers and Interrupt Generation for Flag and Error Conditions
    • Low Jitter Recovered Clock Output
  • Two Audio Serial Ports (Ports A and B)
    • Synchronous Serial Interface to External Signal Processors, Data Converters, and Logic
    • Slave or Master Mode Operation with Sampling Rates up to 216kHz
    • Supports Left-Justified, Right-Justified, and Philips I2S? Data Formats
    • Supports Audio Data Word Lengths Up to
      24 Bits
  • Four General-Purpose Digital Outputs
    • Multifunction Programmable Via Control Registers
  • Extensive Power-Down Support
    • Functional Blocks May Be Disabled Individually When Not In Use
  • Operates From +1.8V Core and +3.3V I/O Power Supplies
  • Packages:
    • QFN-40
    • Small TQFP-48 Package, Compatible with the SRC4382 and DIX4192

The SRC4392 is a highly-integrated CMOS device designed for use in professional and broadcast digital audio systems. The SRC4392 combines a high-performance, two-channel, asynchronous sample rate converter (SRC) with a digital audio interface receiver (DIR) and transmitter (DIT), two audio serial ports, and flexible distribution logic for interconnection of the function block data and clocks.

The DIR and DIT are compatible with the AES3, S/PDIF, IEC 60958, and EIAJ CP-1201 interface standards. The audio serial ports, DIT, and SRC may be operated at sampling rates up to 216kHz. The DIR lock range includes sampling rates from 20kHz to 216kHz.

The SRC4392 is configured using on-chip control registers and data buffers, which are accessed through either a 4-wire serial peripheral interface (SPI) port, or a 2-wire Philips I2C bus interface. Status registers provide access to a variety of flag and error bits, which are derived from the various function blocks. An open drain interrupt output pin is provided, and is supported by flexible interrupt reporting and mask options via control register settings. A master reset input pin is provided for initialization by a host processor or supervisory functions.

The SRC4392 requires a +1.8V core logic supply, in addition to a +3.3V supply for powering portions of the DIR, DIT, and line driver and receiver functions. A separate logic I/O supply supports operation from +1.65V to +3.6V, providing compatibility with low voltage logic interfaces typically found on digital signal processors and programmable logic devices. The SRC4392 is available in a QFN-40 and a lead-free, TQFP-48 package. The TQFN-48 is pin- and register-compatible with the Texas Instruments SRC4382 and DIX4192 products.

The SRC4392 is a highly-integrated CMOS device designed for use in professional and broadcast digital audio systems. The SRC4392 combines a high-performance, two-channel, asynchronous sample rate converter (SRC) with a digital audio interface receiver (DIR) and transmitter (DIT), two audio serial ports, and flexible distribution logic for interconnection of the function block data and clocks.

The DIR and DIT are compatible with the AES3, S/PDIF, IEC 60958, and EIAJ CP-1201 interface standards. The audio serial ports, DIT, and SRC may be operated at sampling rates up to 216kHz. The DIR lock range includes sampling rates from 20kHz to 216kHz.

The SRC4392 is configured using on-chip control registers and data buffers, which are accessed through either a 4-wire serial peripheral interface (SPI) port, or a 2-wire Philips I2C bus interface. Status registers provide access to a variety of flag and error bits, which are derived from the various function blocks. An open drain interrupt output pin is provided, and is supported by flexible interrupt reporting and mask options via control register settings. A master reset input pin is provided for initialization by a host processor or supervisory functions.

The SRC4392 requires a +1.8V core logic supply, in addition to a +3.3V supply for powering portions of the DIR, DIT, and line driver and receiver functions. A separate logic I/O supply supports operation from +1.65V to +3.6V, providing compatibility with low voltage logic interfaces typically found on digital signal processors and programmable logic devices. The SRC4392 is available in a QFN-40 and a lead-free, TQFP-48 package. The TQFN-48 is pin- and register-compatible with the Texas Instruments SRC4382 and DIX4192 products.
下載 觀看帶字幕的視頻 視頻

技術文檔

star =有關此產品的 TI 精選熱門文檔
未找到結果。請清除搜索并重試。
查看全部 2
類型 標題 下載最新的英語版本 日期
* 數據表 Two-Channel, Asynchronous Sample Rate Converter with Integrated Digital Audio . 數據表 (Rev. D) 2012年 12月 18日
EVM 用戶指南 SRC4382EVM-PDK and SRC4392EVM-PDK User's Guide (Rev. A) 2016年 8月 25日

設計和開發

如需其他信息或資源，請點擊以下任一標題進入詳情頁面查看（如有）。

評估板

PP-SALB2-EVM — PP-SALB2-EVM 智能放大器揚聲器特性板評估模塊（學習板 2）

此電路板支持：TAS2555YZEVM、TAS2557EVM 和 TAS2559EVM。

智能放大器揚聲器特性鑒定板與配套的 TI 智能放大器和 PurePath Console 軟件配合使用時，可讓用戶測量揚聲器偏移、溫度和其他參數，以便與 TI 智能放大器產品配合使用。? 整個解決方案提供了易用的分步流程，可指導您完成整個揚聲器特性描述過程。? 表征完成后，揚聲器參數隨后會自動加載到 PurePath Console，因此可以開始進行微調，通過揚聲器保護實現出色音質。

用戶指南: PDF
TI.com 上無現貨
評估板

SRC4392EVM-PDK — SRC4392 評估模塊 (EVM) 和 USB 主板

SRC4392EVM-PDK 提供了用于評估德州儀器 (TI) SRC4392 器件的功能和性能的模塊化解決方案。該 PDK 包含一個主板 (DAIMB) 及一個子板 (SRC4392EVM)。這些電路板相互插入，可提供使用臺式計算機分析 SRC4392 器件的完整解決方案。該模塊化設計允許將常用功能集成到 DAIMB 主板上，而器件特定的功能則集成到子板 EVM 上。

用戶指南: PDF
TI.com 上無現貨
評估板

TAS3251EVM — TAS3251 175W 立體聲/350W 單聲道超高清數字輸入 D 類評估模塊

TAS3251 超高清音頻評估模塊展示德州儀器 (TI) 的 TAS3251 集成電路。TAS3251 是一款數字輸入、高性能 D 類音頻放大器，可實現真正的高端音質和 D 類效率。該數字前端采用支持集成 DSP 的高性能 Burr-Brown? DAC，可實現高級音頻處理，包括 SmartAmp 和 SmartEQ。該單芯片解決方案的集成減少了總體系統解決方案的尺寸和成本。該 DSP 受 TI PurePath? 控制臺圖形調優軟件支持，可以快速輕松地調優和控制揚聲器。D 類功率級具有高級集成式反饋和專有的高速柵極驅動器錯誤校正功能，可在音頻頻帶內實現超低失真和噪聲。該器件以 AD (...)

用戶指南: PDF
TI.com 上無現貨
模擬工具

PSPICE-FOR-TI — PSpice? for TI 設計和仿真工具

PSpice? for TI 可提供幫助評估模擬電路功能的設計和仿真環境。此功能齊全的設計和仿真套件使用 Cadence? 的模擬分析引擎。PSpice for TI 可免費使用，包括業內超大的模型庫之一，涵蓋我們的模擬和電源產品系列以及精選的模擬行為模型。

借助?PSpice for TI 的設計和仿真環境及其內置的模型庫，您可對復雜的混合信號設計進行仿真。創建完整的終端設備設計和原型解決方案，然后再進行布局和制造，可縮短產品上市時間并降低開發成本。?

在?PSpice for TI 設計和仿真工具中，您可以搜索 TI (...)
發送申請
參考設計

TIDA-00874 — 具有數字輸入和處理功能的高保真 175W D 類音頻放大器參考設計

此設計使用高度靈活的 PCM5242 差動輸出 DAC 將極高性能的模擬輸入 TPA3251D2 D 類放大器轉變為具有音頻處理功能的數字輸入系統。現在，可以通過各種數字輸入源實現 TPA3251D2 放大器的完整性能。PCM5242 DAC 的模擬差動輸出和高 SNR 是 TPA3251D2 放大器的完整差動模擬輸入的完美搭檔，可實現出色的噪聲性能和極低的失真。通過 PCM5242 上的 miniDSP，可添加音頻處理和濾波功能，從而進一步增強終端設備中的音頻性能。
測試報告: PDF
原理圖: PDF
參考設計

TIDA-00403 — 采用 TLV320AIC3268 miniDSP 編解碼器的超聲波測距參考設計

TIDA-00403 參考設計使用針對超聲測距解決方案的現成的 EVM，該解決方案使用 TLV320AIC3268 miniDSP 內的算法。通過將該設計與 TI 的 PurePath Studio 設計套件結合使用，只需點擊鼠標即可設計出一個用戶可配置的穩健的超聲測距系統。用戶可以修改超聲波脈沖生成特性以及檢測算法以適合工業和測量應用中的特定使用情況，從而讓用戶能解決其他固定功能傳感器的限制，同時增加測量的可靠性。TLV320AIC3268 上的兩個 GPIO 被自動觸發，表明已發出并接收到超聲波脈沖。通過利用主機 MCU 監測這些 GPIO 可以提取出飛行時間。
設計指南: PDF
原理圖: PDF
參考設計

TIDA-00385 — 用于便攜和智能手機應用的高保真音頻耳機回放

隨著用于便攜音頻播放的高保真耳機的興起，人們開始對更高性能的 DAC 和耳機放大器有了要求。此系統可通過 PCM5242 音頻 DAC 將來自 USB、SPDIF 或光盤的數字音頻轉換成模擬音頻。高性能 TPA6120A2 耳機放大器搭配差動 DAC 可實現令人震撼的清晰度和解析力，同時還能提供行業領先的降噪性能，這是實現低噪耳機播放的關鍵所在。電源架構專為通過 3.3V 電源工作而設計，可提高靈活度并與現有產品和系統相集成。
測試報告: PDF
原理圖: PDF
封裝 引腳 CAD 符號、封裝和 3D 模型
TQFP (PFB) 48 Ultra Librarian

訂購和質量

包含信息：
  • RoHS
  • REACH
  • 器件標識
  • 引腳鍍層/焊球材料
  • MSL 等級/回流焊峰值溫度
  • MTBF/時基故障估算
  • 材料成分
  • 鑒定摘要
  • 持續可靠性監測
包含信息：
  • 制造廠地點
  • 封裝廠地點

推薦產品可能包含與 TI 此產品相關的參數、評估模塊或參考設計。

支持和培訓

視頻