產品詳情

Technology family AUP Supply voltage (min) (V) 0.8 Supply voltage (max) (V) 3.6 Number of channels 1 Inputs per channel 1 IOL (max) (mA) 4 IOH (max) (mA) -4 Input type Schmitt-Trigger Output type Push-Pull Features Over-voltage tolerant inputs, Partial power down (Ioff), Very high speed (tpd 5-10ns) Data rate (max) (Mbps) 100 Rating Catalog Operating temperature range (°C) -40 to 85
Technology family AUP Supply voltage (min) (V) 0.8 Supply voltage (max) (V) 3.6 Number of channels 1 Inputs per channel 1 IOL (max) (mA) 4 IOH (max) (mA) -4 Input type Schmitt-Trigger Output type Push-Pull Features Over-voltage tolerant inputs, Partial power down (Ioff), Very high speed (tpd 5-10ns) Data rate (max) (Mbps) 100 Rating Catalog Operating temperature range (°C) -40 to 85
DSBGA (YFP) 6 1.4000000000000001 mm2 1 x 1.4000000000000001 DSBGA (YZP) 6 2.1875 mm2 1.75 x 1.25 SOT-23 (DBV) 6 8.12 mm2 2.9 x 2.8 SOT-5X3 (DRL) 6 2.56 mm2 1.6 x 1.6 SOT-SC70 (DCK) 6 4.2 mm2 2 x 2.1 USON (DRY) 6 1.45 mm2 1.45 x 1 X2SON (DSF) 6 1 mm2 1 x 1
  • Available in the Texas Instruments NanoStar? Package
  • Low Static-Power Consumption (ICC = 0.9 μA Max)
  • Low Dynamic-Power Consumption (Cpd = 4.8 pF Typ at 3.3 V)
  • Low Input Capacitance (CI = 1.5 pF Typ)
  • Low Noise – Overshoot and Undershoot
    <10% of VCC
  • Ioff Supports Partial-Power-Down Mode Operation
  • Includes Schmitt-Trigger Inputs
  • Wide Operating VCC Range of 0.8 V to 3.6 V
  • Optimized for 3.3-V Operation
  • 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
  • tpd = 5.6 ns Max at 3.3 V
  • Suitable for Point-to-Point Applications
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Performance Tested Per JESD 22
    • 2000-V Human-Body Model
      (A114-B, Class II)
    • 1000-V Charged-Device Model (C101)

NanoStar is a trademark of Texas Instruments

  • Available in the Texas Instruments NanoStar? Package
  • Low Static-Power Consumption (ICC = 0.9 μA Max)
  • Low Dynamic-Power Consumption (Cpd = 4.8 pF Typ at 3.3 V)
  • Low Input Capacitance (CI = 1.5 pF Typ)
  • Low Noise – Overshoot and Undershoot
    <10% of VCC
  • Ioff Supports Partial-Power-Down Mode Operation
  • Includes Schmitt-Trigger Inputs
  • Wide Operating VCC Range of 0.8 V to 3.6 V
  • Optimized for 3.3-V Operation
  • 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
  • tpd = 5.6 ns Max at 3.3 V
  • Suitable for Point-to-Point Applications
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Performance Tested Per JESD 22
    • 2000-V Human-Body Model
      (A114-B, Class II)
    • 1000-V Charged-Device Model (C101)

NanoStar is a trademark of Texas Instruments

The AUP family is TI’s premier solution to the industry’s low-power needs in battery-powered portable applications. This family ensures a very low static- and dynamic-power consumption across the entire VCC range of 0.8 V to 3.6 V, resulting in increased battery life (see Figure 1). This product also maintains excellent signal integrity (see the very low undershoot and overshoot characteristics shown in Figure 2).

The SN74AUP1G97 features configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the logic functions MUX, AND, OR, NAND, NOR, inverter, and noninverter. All inputs can be connected to VCC or GND.

The device functions as an independent gate with Schmitt-trigger inputs, which allows for slow input transition and better switching-noise immunity at the input.

NanoStar™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The AUP family is TI’s premier solution to the industry’s low-power needs in battery-powered portable applications. This family ensures a very low static- and dynamic-power consumption across the entire VCC range of 0.8 V to 3.6 V, resulting in increased battery life (see Figure 1). This product also maintains excellent signal integrity (see the very low undershoot and overshoot characteristics shown in Figure 2).

The SN74AUP1G97 features configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the logic functions MUX, AND, OR, NAND, NOR, inverter, and noninverter. All inputs can be connected to VCC or GND.

The device functions as an independent gate with Schmitt-trigger inputs, which allows for slow input transition and better switching-noise immunity at the input.

NanoStar™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

下載 觀看帶字幕的視頻 視頻

您可能感興趣的相似產品

open-in-new 比較替代產品
功能與比較器件相同,且具有相同引腳
SN74LVC1G57 正在供貨 可配置多功能門 Larger voltage range (1.65V to 5.5V), higher drive average drive strength (24mA)
SN74LVC1G97 正在供貨 可配置多功能門 Larger voltage range (1.65V to 5.5V), higher drive average drive strength (24mA)

技術文檔

star =有關此產品的 TI 精選熱門文檔
未找到結果。請清除搜索并重試。
查看全部 11
類型 標題 下載最新的英語版本 日期
* 數據表 SN74AUP1G97 Low-Power Configurable Multiple-Function Gate 數據表 (Rev. J) 2010年 5月 18日
應用簡報 了解施密特觸發器 (Rev. B) PDF | HTML 英語版 (Rev.B) PDF | HTML 2025年 5月 5日
應用簡報 在系統設計中使用可配置邏輯 PDF | HTML 英語版 PDF | HTML 2024年 11月 19日
選擇指南 Little Logic Guide 2018 (Rev. G) 2018年 7月 6日
選擇指南 Logic Guide (Rev. AB) 2017年 6月 12日
應用手冊 How to Select Little Logic (Rev. A) 2016年 7月 26日
選擇指南 邏輯器件指南 2014 (Rev. AA) 最新英語版本 (Rev.AC) PDF | HTML 2014年 11月 17日
選擇指南 小尺寸邏輯器件指南 (Rev. E) 最新英語版本 (Rev.G) 2012年 7月 16日
更多文獻資料 SN74LVC1G97 and SN74LVC1G98 Product Clip (Rev. A) 2004年 7月 13日
應用手冊 Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 2004年 7月 8日
選擇指南 Logic Guide (Rev. AC) PDF | HTML 1994年 6月 1日

設計和開發

如需其他信息或資源,請點擊以下任一標題進入詳情頁面查看(如有)。

評估板

5-8-LOGIC-EVM — 支持 5 至 8 引腳 DCK、DCT、DCU、DRL 和 DBV 封裝的通用邏輯評估模塊

靈活的 EVM 設計用于支持具有 5 至 8 引腳數且采用 DCK、DCT、DCU、DRL 或 DBV 封裝的任何器件。
用戶指南: PDF
TI.com 上無現貨
仿真模型

SN74AUP1G97 IBIS Model (Rev. A)

SCEM398A.ZIP (64 KB) - IBIS Model
封裝 引腳 CAD 符號、封裝和 3D 模型
DSBGA (YFP) 6 Ultra Librarian
DSBGA (YZP) 6 Ultra Librarian
SOT-23 (DBV) 6 Ultra Librarian
SOT-5X3 (DRL) 6 Ultra Librarian
SOT-SC70 (DCK) 6 Ultra Librarian
USON (DRY) 6 Ultra Librarian
X2SON (DSF) 6 Ultra Librarian

訂購和質量

包含信息:
  • RoHS
  • REACH
  • 器件標識
  • 引腳鍍層/焊球材料
  • MSL 等級/回流焊峰值溫度
  • MTBF/時基故障估算
  • 材料成分
  • 鑒定摘要
  • 持續可靠性監測
包含信息:
  • 制造廠地點
  • 封裝廠地點

支持和培訓

視頻