產品詳情

Function Single-ended Output frequency (max) (MHz) 40 Number of outputs 2 Output supply voltage (V) 2.5, 3.3, 5 Core supply voltage (V) 2.5, 3.3, 5 Features 1:2 fanout Operating temperature range (°C) -40 to 85 Rating Catalog Output type Rail-to-rail Input type Rail-to-rail
Function Single-ended Output frequency (max) (MHz) 40 Number of outputs 2 Output supply voltage (V) 2.5, 3.3, 5 Core supply voltage (V) 2.5, 3.3, 5 Features 1:2 fanout Operating temperature range (°C) -40 to 85 Rating Catalog Output type Rail-to-rail Input type Rail-to-rail
WSON (NGQ) 8 9 mm2 3 x 3
  • (Typical Values are: VSUPPLY = 2.7V and
    CL = 20 pF, Unless Otherwise Specified.)
  • Small Signal Bandwidth 40 MHz
  • Supply Voltage Range 2.4V to 5V
  • Slew Rate 110 V/μs
  • Total Supply Current 1.6 mA
  • Shutdown Current 59 μA
  • Rail-to-Rail Input and Output
  • Individual Buffer Enable Pins
  • Rapid Ton Technology
  • Crosstalk Rejection Circuitry
  • 8-pin WSON, Pin Access Packaging
  • Temperature Range ?40°C to 85°C

All trademarks are the property of their respective owners.

  • (Typical Values are: VSUPPLY = 2.7V and
    CL = 20 pF, Unless Otherwise Specified.)
  • Small Signal Bandwidth 40 MHz
  • Supply Voltage Range 2.4V to 5V
  • Slew Rate 110 V/μs
  • Total Supply Current 1.6 mA
  • Shutdown Current 59 μA
  • Rail-to-Rail Input and Output
  • Individual Buffer Enable Pins
  • Rapid Ton Technology
  • Crosstalk Rejection Circuitry
  • 8-pin WSON, Pin Access Packaging
  • Temperature Range ?40°C to 85°C

All trademarks are the property of their respective owners.

The LMV112 is a high speed dual clock buffer designed for portable communications and accurate multi-clock systems. The LMV112 integrates two 40 MHz low noise buffers which optimizes application and out performs large discrete solutions. This device enables superb system operation between the base band and the oscillator signal path while eliminating crosstalk.

Texas Instruments' unique technology and design deliver accuracy, capacitance and load resistance while increasing the drive capability of the device. The low power consumption makes the LMV112 perfect for battery applications.

The robust, independent, and flexible buffers are designed to provide the customer with the ability to manage complex clock signals in the latest wireless applications. The buffers deliver 110 V/μs internal slew rate with independent shutdown and duty cycle precision. The patented analog circuit drives capacitive loads beyond 20 pF. Texas Instruments' proven biasing technique has 1V centering, rail-to-rail input/output unity gain, and AC coupled convenient inputs. These integrated cells save space and require no external bias resistors. Texas Instruments' rapid recovery after disable optimizes performance and current consumption. The LMV112 offers individual enable pin controls and since there is no internal ground reference either single or split supply configurations offer additional system flexibility and power choices.

The LMV112 is a proven replacement for any discrete circuitry and simplifies board layout while minimizing related parasitic components.

The LMV112 is produced in the small WSON package which offers high quality while minimizing its use of PCB space. Texas Instruments' advanced packaging offers direct PCB-IC evaluation via pin access.

The LMV112 is a high speed dual clock buffer designed for portable communications and accurate multi-clock systems. The LMV112 integrates two 40 MHz low noise buffers which optimizes application and out performs large discrete solutions. This device enables superb system operation between the base band and the oscillator signal path while eliminating crosstalk.

Texas Instruments' unique technology and design deliver accuracy, capacitance and load resistance while increasing the drive capability of the device. The low power consumption makes the LMV112 perfect for battery applications.

The robust, independent, and flexible buffers are designed to provide the customer with the ability to manage complex clock signals in the latest wireless applications. The buffers deliver 110 V/μs internal slew rate with independent shutdown and duty cycle precision. The patented analog circuit drives capacitive loads beyond 20 pF. Texas Instruments' proven biasing technique has 1V centering, rail-to-rail input/output unity gain, and AC coupled convenient inputs. These integrated cells save space and require no external bias resistors. Texas Instruments' rapid recovery after disable optimizes performance and current consumption. The LMV112 offers individual enable pin controls and since there is no internal ground reference either single or split supply configurations offer additional system flexibility and power choices.

The LMV112 is a proven replacement for any discrete circuitry and simplifies board layout while minimizing related parasitic components.

The LMV112 is produced in the small WSON package which offers high quality while minimizing its use of PCB space. Texas Instruments' advanced packaging offers direct PCB-IC evaluation via pin access.

下載 觀看帶字幕的視頻 視頻

技術文檔

star =有關此產品的 TI 精選熱門文檔
未找到結果。請清除搜索并重試。
查看全部 4
類型 標題 下載最新的英語版本 日期
* 數據表 LMV112 40 MHz Dual Clock Buffer 數據表 (Rev. B) 2013年 5月 2日
EVM 用戶指南 AN-1799 LMV112 40 MHz Dual Clock Buffer Evaluation Board (Rev. A) 2013年 4月 30日
應用手冊 Use of the LMV112 to Reduce Ref Clk Interaction in Handheld Device (Rev. A) 2013年 4月 30日
應用手冊 Use of the LMV112 to Reduce Ref Clk Interaction in Handheld Device (cn) 最新英語版本 (Rev.A) 2006年 1月 6日

設計和開發

如需其他信息或資源,請點擊以下任一標題進入詳情頁面查看(如有)。

模擬工具

PSPICE-FOR-TI — PSpice? for TI 設計和仿真工具

PSpice? for TI 可提供幫助評估模擬電路功能的設計和仿真環境。此功能齊全的設計和仿真套件使用 Cadence? 的模擬分析引擎。PSpice for TI 可免費使用,包括業內超大的模型庫之一,涵蓋我們的模擬和電源產品系列以及精選的模擬行為模型。

借助?PSpice for TI 的設計和仿真環境及其內置的模型庫,您可對復雜的混合信號設計進行仿真。創建完整的終端設備設計和原型解決方案,然后再進行布局和制造,可縮短產品上市時間并降低開發成本。?

在?PSpice for TI 設計和仿真工具中,您可以搜索 TI (...)
參考設計

TIDA-010057 — 超聲波智能探頭電源參考設計

醫療成像領域的巨大技術進步和高集成度,特別是手持式超聲波智能探頭的出現,促使工程師開發出高效率、抗噪聲的小尺寸電源解決方案。此參考設計闡述了端到端電源和數據解決方案,適用于我們采用 TX7332 發送芯片和 AFE5832LP 接收芯片的高性能 128 通道 Tx/64 通道 Rx 超聲波智能探頭。通過 5V USB Type-C? 輸入,電源樹可生成用于發送的單級無變壓器高壓(高達 +/-80V,并且高度小于 5mm)以及用于 AFE 和 FPGA 的負載點低壓。此設計可實現低噪聲(紋波電壓小于 10mV)高效電源軌并提高熱性能(溫升小于 10°C),從而實現系統效率高達 (...)
設計指南: PDF
原理圖: PDF
封裝 引腳 CAD 符號、封裝和 3D 模型
WSON (NGQ) 8 Ultra Librarian

訂購和質量

包含信息:
  • RoHS
  • REACH
  • 器件標識
  • 引腳鍍層/焊球材料
  • MSL 等級/回流焊峰值溫度
  • MTBF/時基故障估算
  • 材料成分
  • 鑒定摘要
  • 持續可靠性監測
包含信息:
  • 制造廠地點
  • 封裝廠地點

推薦產品可能包含與 TI 此產品相關的參數、評估模塊或參考設計。

支持和培訓

視頻