3 Clock Gating

If an external oscillator is used, a second important technique in reducing the power consumption of the LDC is gating the external reference clock. Simply put, the reference clock is also put into a sleep state whenever the LDC is placed into a sleep state. This not only reduces the power consumed by the external clock, but also significantly reduces the leakage current from the LDC.