The output voltage ripple and how the regulator responds to a large change in load current are the two primary considerations for selecting the value of the output capacitor. The output capacitance must be selected based on the more stringent of these criteria.

The desired response to a large change in the load current is the first criteria and is typically the most stringent. A regulator does not respond immediately to a large, fast increase or decrease in load current. The output capacitor supplies or absorbs charge until the regulator responds to the load step. The control loop must sense the change in the output voltage then adjust the peak switch current in response to the change in load. The minimum output capacitance is selected based on an estimate of the loop bandwidth. Typically the loop bandwidth is near f_SW / 10. Equation 6 estimates the minimum output capacitance necessary, where ΔI_OUT is the change in output current and ΔV_OUT is the allowable change in the output voltage.

For this example, the transient load response is specified as a 3% change in V_OUT for a load step of 4A. Therefore, ΔI_OUT is 4A and ΔV_OUT is 30mV. Using this target gives a minimum capacitance of 141μF. This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the effect of the ESR can be small enough to be ignored. Aluminum electrolytic and tantalum capacitors have higher ESR that must be considered for load step response.

Equation 6.

In addition to the loop bandwidth, the inductor current slew rate limiting how quickly the regulator responds to the load step is possible. For low duty cycle applications, the time the inductor current takes to ramp down after a load step down can be the limiting factor. Equation 7 estimates the minimum output capacitance necessary to limit the change in the output voltage after a load step down. Using the 0.22μH inductance selected gives a minimum capacitance of 59μF.

Equation 7.

Equation 8 calculates the minimum output capacitance needed to meet the output voltage ripple specification. In this case, the target maximum steady state output voltage ripple is 10mV. Under this requirement, Equation 8 yields 29μF.

Equation 8.

where

• ΔI_OUT is the change in output current
• ΔV_OUT is the allowable change in the output voltage
• fsw is the regulators switching frequency
• Voripple is the maximum allowable steady state output voltage ripple
• Iripple is the inductor ripple current

Lastly, if an application does not have a strict load transient response or output ripple requirement, a minimum amount of capacitance is still required to make sure the control loop is stable with the lowest gain ramp setting on the MODE pin. Equation 9 estimates the minimum capacitance needed for loop stability. This equation sets the minimum amount of capacitance by keeping the LC frequency relative to the switching frequency at a minimum value. See Figure 7-3 for the limit versus output voltage with the lowest gain ramp setting of 1pF. With a 1V output, the minimum ratio is 35 and with this ratio, Equation 9 gives a minimum capacitance of 63 μF.

Equation 9.

Equation 10 calculates the maximum combined ESR the output capacitors can have to meet the output voltage ripple specification and this shows the ESR must be less than 6m?. In this case, ceramic capacitors are used and the combined ESR of the ceramic capacitors in parallel is much less than is needed to meet the ripple. Capacitors also have limits to the amount of ripple current capacitors can handle without producing excess heat and failing. An output capacitor that can support the inductor ripple current must be specified. The capacitor data sheet specifies the RMS value of the maximum ripple current. Equation 11 can be used to calculate the RMS ripple current the output capacitor needs to support. For this application, Equation 11 yields 826mA and ceramic capacitors typically have a ripple current rating much higher than this.

Equation 10.

Equation 11.

Select X5R and X7R ceramic dielectrics or equivalent for power regulator capacitors because they have a high capacitance-to-volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the DC bias and AC voltage derating taken into account. The derated capacitance value of a ceramic capacitor due to DC voltage bias and AC RMS voltage is usually found on the capacitor manufacturer website. For this application example, one 47μF, 10V, X5R, 0805 and three 100μF, 10V, X5R, 1206 ceramic capacitors each with 2m? of ESR are used. The one 47μF capacitor is used because the 47μF capacitor has a higher resonance frequency and can help reduce the output ripple caused by parasitic inductance. With the four parallel capacitors, the estimated effective output capacitance after derating using the capacitor manufacturer website is 327μF. There is about a –7% DC bias derating at 1V. This design was able to use less than the calculated minimum because the loop crossover frequency was above the f_SW / 10 estimate as shown in the Load Transient graph in the Application Curves.