ZHCSPU3A October 2023 – December 2023 TPSM843320
PRODUCTION DATA
- 1
- 1 特性
- 2 應用
- 3 說明
- 4 Pin Configuration and Functions
- 5 Specifications
-
6 Detailed Description
- 6.1 Overview
- 6.2 Functional Block Diagram
- 6.3
Feature Description
- 6.3.1 VIN Pins and VIN UVLO
- 6.3.2 Enable and Adjustable UVLO
- 6.3.3 Adjusting the Output Voltage
- 6.3.4 Switching Frequency Selection
- 6.3.5 Switching Frequency Synchronization to an External Clock
- 6.3.6 Ramp Amplitude Selection
- 6.3.7 Soft Start and Prebiased Output Start-Up
- 6.3.8 Mode Pin
- 6.3.9 Power Good (PGOOD)
- 6.3.10 Current Protection
- 6.3.11 Output Overvoltage and Undervoltage Protection
- 6.3.12 Overtemperature Protection
- 6.3.13 Output Voltage Discharge
- 6.4 Device Functional Modes
-
7 Application and Implementation
- 7.1 Application Information
- 7.2
Typical Applications
- 7.2.1
1.0-V Output, 1-MHz Application
- 7.2.1.1 Design Requirements
- 7.2.1.2
Detailed Design Procedure
- 7.2.1.2.1 Switching Frequency
- 7.2.1.2.2 Output Inductor Selection
- 7.2.1.2.3 Output Capacitor
- 7.2.1.2.4 Input Capacitor
- 7.2.1.2.5 Adjustable Undervoltage Lockout
- 7.2.1.2.6 Output Voltage Resistors Selection
- 7.2.1.2.7 Bootstrap Capacitor Selection
- 7.2.1.2.8 BP5 Capacitor Selection
- 7.2.1.2.9 PGOOD Pullup Resistor
- 7.2.1.2.10 Current Limit Selection
- 7.2.1.2.11 Soft-Start Time Selection
- 7.2.1.2.12 Ramp Selection and Control Loop Stability
- 7.2.1.2.13 MODE Pin
- 7.2.1.3 Application Curves
- 7.2.1
1.0-V Output, 1-MHz Application
- 7.3 Power Supply Recommendations
- 7.4 Layout
- 8 Device and Documentation Support
- 9 Revision History
- 10Mechanical, Packaging, and Orderable Information
6.3.2 Enable and Adjustable UVLO
The EN pin provides on and off control of the device. After the EN pin voltage exceeds the threshold voltage, the device begins the start-up sequence. If the EN pin voltage is pulled below the threshold voltage, the regulator stops switching and enters a low operating current state. The EN pin has an internal pullup current source, Ip, allowing the pin to be floated to enable the device by default. Make that leakage currents of anything connected to the EN pin do not exceed the minimum EN pullup current or the device can not be able to start. If an application requires controlling the EN pin, an open drain or open collector output logic can be interfaced with the pin.
When the EN pin voltage exceeds the threshold voltage and the VIN pin voltage exceeds the VIN UVLO threshold, the device begins the start-up sequence. First, the BP5 LDO is enabled and charges the external BP5 capacitor. After the voltage on the BP5 pin exceeds the UVLO threshold, the device enters a power-on delay. During the power-on delay, the values of the pinstrap resistors on the MODE pin (see Section 6.3.8) and SYNC/FSEL pin (see Section 6.3.4) are determined and the control loop is initialized. The power-on delay is typically 600 μs. After the power-on delay, soft start begins.
Figure 6-1 Start-Up SequenceAn external resistor divider can be added from VIN to the EN pin for adjustable UVLO and hysteresis as shown in Figure 6-2. The EN pin has a small pullup current, Ip, which sets the default state of the pin to enable when no external components are connected. The pullup current is also used to control the voltage hysteresis for the UVLO function because it increases by Ih after the EN pin crosses the enable threshold. The UVLO thresholds can be calculated using Equation 1 and Equation 2. When using the adjustable UVLO function, TI recommends 500 mV or greater hysteresis. For applications with very slow input voltage slew rate, a capacitor can be placed from the EN pin to ground to filter any glitches on the input voltage.
Figure 6-2 Adjustable UVLO Using EN
