SBVS121E August 2010 – May 2015 TPS7A49
PRODUCTION DATA.
- 1 Features
- 2 Applications
- 3 Description
- 4 Revision History
- 5 Pin Configuration and Functions
- 6 Specifications
- 7 Parameter Measurement Information
- 8 Detailed Description
-
9 Application and Implementation
- 9.1
Application Information
- 9.1.1 Adjustable Operation
- 9.1.2 Capacitor Recommendations
- 9.1.3 Input and Output Capacitor Requirements
- 9.1.4 Noise-Reduction and Feed-Forward Capacitor Requirements
- 9.1.5 Maximum AC Performance
- 9.1.6 Output Noise
- 9.1.7 Post DC-DC Converter Filtering
- 9.1.8 Power-Supply Rejection
- 9.1.9 Transient Response
- 9.1.10 Audio Applications
- 9.1.11 Power for Precision Analog
- 9.2 Typical Application
- 9.3 Do's and Don’ts
- 9.1
Application Information
- 10Power Supply Recommendations
- 11Layout
- 12Device and Documentation Support
- 13Mechanical, Packaging, and Orderable Information
封裝選項(xiàng)
機(jī)械數(shù)據(jù) (封裝 | 引腳)
散熱焊盤機(jī)械數(shù)據(jù) (封裝 | 引腳)
訂購信息
11 Layout
11.1 Layout Guidelines
Layout is a critical part of good power-supply design. There are several signal paths that conduct fast-changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power-supply performance. To help eliminate these problems, bypass the IN pin to ground with a low-ESR ceramic bypass capacitor with an X5R or X7R dielectric.
The GND pin must be tied directly to the PowerPAD under the device. Connect the PowerPAD to any internal PCB ground planes using multiple vias directly under the device.
Equivalent series inductance (ESL) and equivalent series resistance (ESR) must be minimized to maximize performance and ensure stability. Every capacitor (CIN, COUT, CNR/SS, and CFF) must be placed as close as possible to the device and on the same side of the PCB as the regulator itself.
Do not place any of the capacitors on the opposite side of the PCB from where the regulator is installed. The use of vias and long traces is strongly discouraged because these circuits can negatively affect system performance, and can even cause instability.
11.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance
To improve ac performance (such as PSRR, output noise, and transient response), TI recommends that the board be designed with separate ground planes for VIN and VOUT, with each ground plane star-connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor must connect directly to the GND pin of the device.
11.1.2 Power Dissipation
The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are given in Thermal Information. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the heatsink effectiveness.
Power dissipation depends on input voltage and load conditions. Power dissipation (PD) can be approximated by the product of the output current times the voltage drop across the output pass element (VIN to VOUT), as shown in Equation 9:
Figure 36 shows the maximum ambient temperature versus the power dissipation of the TPS7A49. Figure 36 assumes the device is soldered on a JEDEC standard, high-K layout with no airflow over the board. Actual board thermal impedances vary widely. If the application requires high power dissipation, having a thorough understanding of the board temperature and thermal impedances is helpful to ensure the TPS7A49 does not operate above a junction temperature of 125°C.
Figure 36. Maximum Ambient Temperature vs Device Power Dissipation
Estimating the junction temperature can be done by using the thermal metrics ΨJT and ΨJB; see the Thermal Information table. These metrics are a more accurate representation of the heat transfer characteristics of the die and the package than RθJA. The junction temperature can be estimated with Equation 10.
where
- PD is the power dissipation given by Equation 9,
- TT is the temperature at the center-top of the device package, and
- TB is the PCB temperature measured 1 mm away from the device package on the PCB surface.
NOTE
Both TT and TB can be measured on actual application boards using a thermo‐gun (an infrared thermometer).
For more information about measuring TT and TB, see the application note Using New Thermal Metrics (SBVA025), available for download at www.ti.com.
11.2 Layout Example
11.3 Package Mounting
Solder pad footprint recommendations for the TPS7A49 are available at the end of this product data sheet and at www.ti.com.