精品成人a片久久久久久船舶,JAPANESE日本熟妇另类,人人妻人人藻人人爽欧美一区

ZHCSGC4D March 2016 – April 2021 TCAN1051-Q1 , TCAN1051G-Q1 , TCAN1051GV-Q1 , TCAN1051H-Q1 , TCAN1051HG-Q1 , TCAN1051HGV-Q1 , TCAN1051HV-Q1 , TCAN1051V-Q1

PRODUCTION DATA

封裝選項

機械數(shù)據(jù) (封裝 | 引腳)

D|8
- MSOI002K
DRB|8
- MPDS118K

散熱焊盤機械數(shù)據(jù) (封裝 | 引腳)

DRB|8
- QFND562A

訂購信息

8.3.6 CAN Bus Short Circuit Current Limiting

The device has two protection features that limit the short circuit current when a CAN bus line is short-circuit fault condition: driver current limiting (both dominant and recessive states) and TXD dominant state time out to prevent permanent higher short circuit current of the dominant state during a system fault. During CAN communication the bus switches between dominant and recessive states, thus the short circuit current may be viewed either as the instantaneous current during each bus state or as an average current of the two states. For system current (power supply) and power considerations in the termination resistors and common-mode choke ratings, use the average short circuit current. Determine the ratio of dominant and recessive bits by the data in the CAN frame plus the following factors of the protocol and PHY that force either recessive or dominant at certain times:

Control fields with set bits
Bit stuffing
Interframe space
TXD dominant time out (fault case limiting)

These ensure a minimum recessive amount of time on the bus even if the data field contains a high percentage of dominant bits. The short circuit current of the bus depends on the ratio of recessive to dominant bits and their respective short circuit currents. The average short circuit current may be calculated with the following formula:

Equation 1. I_OS(AVG) = %Transmit × [(%REC_Bits × I_{OS(SS)_REC}) + (%DOM_Bits × I_{OS(SS)_DOM})] + [%Receive × I_{OS(SS)_REC}]

Where:

I_OS(AVG) is the average short circuit current
%Transmit is the percentage the node is transmitting CAN messages
%Receive is the percentage the node is receiving CAN messages
%REC_Bits is the percentage of recessive bits in the transmitted CAN messages
%DOM_Bits is the percentage of dominant bits in the transmitted CAN messages
I_{OS(SS)_REC} is the recessive steady state short circuit current
I_{OS(SS)_DOM} is the dominant steady state short circuit current

Note:

Consider the short circuit current and possible fault cases of the network when sizing the power ratings of the termination resistance and other network components.