SCLS115G December 1982 – September 2015 SN54HC164 , SN74HC164
PRODUCTION DATA.
- 1 Features
- 2 Applications
- 3 Description
- 4 Revision History
- 5 Device Comparison Table
- 6 Pin Configuration and Functions
-
7 Specifications
- 7.1 Absolute Maximum Ratings
- 7.2 ESD Ratings
- 7.3 Recommended Operating Conditions
- 7.4 Thermal Information
- 7.5 Electrical Characteristics, TA = 25°C
- 7.6 Electrical Characteristics, TA = -55°C to 125°C
- 7.7 Electrical Characteristics, TA = -55°C to 85°C
- 7.8 Timing Requirements, TA = 25°C
- 7.9 Timing Requirements, TA = -55°C to 125°C
- 7.10 Timing Requirements, TA = -55°C to 85°C
- 7.11 Switching Characteristics, TA = 25°C
- 7.12 Switching Characteristics, TA = -55°C to 125°C
- 7.13 Switching Characteristics, TA = -55°C to 85°C
- 8 Parameter Measurement Information
- 9 Detailed Description
- 10Application and Implementation
- 11Power Supply Recommendations
- 12Layout
- 13Device and Documentation Support
- 14Mechanical, Packaging, and Orderable Information
封裝選項
請參考 PDF 數(shù)據(jù)表獲取器件具體的封裝圖。
機械數(shù)據(jù) (封裝 | 引腳)
- J|14
- W|14
散熱焊盤機械數(shù)據(jù) (封裝 | 引腳)
訂購信息
9 Detailed Description
9.1 Overview
The SN74HC164 is an 8-bit shift register with 2 serial inputs (A and B) connected through an AND gate, as well as an asynchronous clear (CLR). The device requires a high signal on both A and B in order to set the input data line high; a low signal on either input will set the input data line low. Data at A and B can be changed while CLK is high or low, provided that the minimum set-up time requirements are met.
The CLK pin of the SN74HC164 is triggered on a positive or rising-edge signal, from LOW to HIGH. Upon a positive-edge trigger, the device will store the result of the (A ● B) input data line in the first register and propagate each register’s data to the next register. The data of the last register, QH, will be discarded at each clock trigger. If a low signal is applied to the CLR pin of the SN74HC164, the device will set all registers to a value of 0 immediately.
9.2 Functional Block Diagram
9.3 Feature Description
The HC164 has a wide operating voltage range of 2 V to 6 V, outputs that can drive up to 10 LSTTL loads and Low Power Consumption, 80-μA maximum I. It is typically tpd = 20 ns and has ±4-mA output drive at 5 V with low input current of 1-μA maximum. It also has AND-gated (enable/disable) serial inputs a fully buffered clock and serial inputs as well as a direct clear.
9.4 Device Functional Modes
Table 1 lists the functional modes of the SNx4HC164.
Table 1. Function Table(1)(2)
| INPUTS | OUTPUTS | ||||||
|---|---|---|---|---|---|---|---|
| CLR | CLK | A | B | QA | QB | . . . | QH |
| L | X | X | X | L | L | L | |
| H | L | X | X | QA0 | QB0 | QH0 | |
| H | ↑ | H | H | H | QAn | QGn | |
| H | ↑ | L | X | L | QAn | QGn | |
| H | ↑ | X | L | L | QAn | QGn | |