4 修訂歷史記錄
Changes from C Revision (April 2013) to D Revision
-
Added 數據表流程和版面布局，以符合全新 TI 標準。 已添加以下章節：處理額定值、器件功能模式；編程；電源建議；布局布線；器件和文檔支持；機械封裝和訂購信息Go
-
Added 器件信息表Go
-
Fixed typo for GPIO configurationGo
-
Removed two MODE_SEL modes: I2S Channel B, and Backward CompatibleGo
-
Removed IDx addresses 0x22, 0x24, 0x2E, 0x30, 0x32, 0x34Go
-
Changed suggested resistor values for IDx addresses 0x1E, 0x20, 0x26, 0x28, 0x2AGo
Changes from B Revision (August 2012) to C Revision
-
Changed 國家數據表布局至 TI 格式。Go
Changes from A Revision (July 2012) to B Revision
-
Added typical charateristic graphicsGo
-
Added” Note: frequency range = 15 - 65MHz when LFMODE = 0 and frequency range = 5 - <15MHz when LFMODE = 1.” under Functional Description.Go
-
Reformatted Table 2 and added clarification to notes.Go
-
Added clarification to notes on Table 6, address 0x04[3:0] (backwards compatible and LFMODE registers). Go
Changes from * Revision (March 2012) to A Revision
-
已轉換為混合 TI 格式。Go
-
Corrected typo in SCL from pin 6 to pin 8.Go
-
Corrected typo in SDA from pin 7 to pin 9.Go
-
Added to Absolute Maximum Rating section, note (3): The maximum limit (VDDIO +0.3V) does not apply to the PDB pin during the transition to the power down state (PDB transitioning from HIGH to LOW)Go
-
Deleted derate from Maximum Power Dissipation Capacity at 25°C.Go
-
Added "Note: BIST is not available in backwards compatible mode."Go
-
Corrected typo in Table 4 "I2S Channel B (18-bit Mode)" from L to H Go
-
Corrected typo in Table 5 Ideal VR2(V) from 2.475 to 1.475. Go