SNLS266E May   2007  – March 2015 DP83848C , DP83848I , DP83848VYB , DP83848YB

PRODUCTION DATA.  

1. 1Introduction
   1. 1.1 Features
   2. 1.2 Applications
   3. 1.3 Description
   4. 1.4 Functional Block Diagram
2. 2Revision History
3. 3 Device Comparison
4. 4Pin Configuration and Functions
   1. 4.1  Pin Layout
   2. 4.2  Package Pin Assignments
   3. 4.3  Serial Management Interface
   4. 4.4  Mac Data Interface
   5. 4.5  Clock Interface
   6. 4.6  LED Interface
   7. 4.7  JTAG Interface for DP83848I/VYB/YB
   8. 4.8  Reset and Power Down
   9. 4.9  Strap Options
   10. 4.10 10 Mb/s and 100 Mb/s PMD Interface
   11. 4.11 Special Connections
   12. 4.12 Power Supply Pins
5. 5Specifications
   1. 5.1 Absolute Maximum Ratings
   2. 5.2 ESD Ratings
   3. 5.3 Recommended Operating Conditions
   4. 5.4 Thermal Information
   5. 5.5 DC Specifications
   6. 5.6 AC Timing Requirements
6. 6Detailed Description
   1. 6.1 Overview
   2. 6.2 Functional Block Diagram
   3. 6.3 Feature Description
      1. 6.3.1 Auto-Negotiation
         1. 6.3.1.1 Auto-Negotiation Pin Control
         2. 6.3.1.2 Auto-Negotiation Register Control
         3. 6.3.1.3 Auto-Negotiation Parallel Detection
         4. 6.3.1.4 Auto-Negotiation Restart
         5. 6.3.1.5 Enabling Auto-Negotiation Through Software
         6. 6.3.1.6 Auto-Negotiation Complete Time
      2. 6.3.2 Auto-MDIX
      3. 6.3.3 LED Interface
         1. 6.3.3.1 LEDs
         2. 6.3.3.2 LED Direct Control
      4. 6.3.4 Internal Loopback
      5. 6.3.5 BIST
      6. 6.3.6 Energy Detect Mode
   4. 6.4 Device Functional Modes
      1. 6.4.1 MII Interface
         1. 6.4.1.1 Nibble-wide MII Data Interface
         2. 6.4.1.2 Collision Detect
         3. 6.4.1.3 Carrier Sense
      2. 6.4.2 Reduced MII Interface
      3. 6.4.3  802.3 MII Serial Management Interface
         1. 6.4.3.1 Serial Management Register Access
         2. 6.4.3.2 Serial Management Access Protocol
         3. 6.4.3.3 Serial Management Preamble Suppression
      4. 6.4.4 10 Mb Serial Network Interface (SNI)
      5. 6.4.5 PHY Address
         1. 6.4.5.1 MII Isolate Mode
      6. 6.4.6 Half Duplex vs. Full Duplex
      7. 6.4.7 Reset Operation
         1. 6.4.7.1 Hardware Reset
         2. 6.4.7.2 Software Reset
   5. 6.5 Programming
      1. 6.5.1 Architecture
         1. 6.5.1.1 100BASE-TX Transmitter
            1. 6.5.1.1.1 Code-group Encoding and Injection
            2. 6.5.1.1.2 Scrambler
            3. 6.5.1.1.3 NRZ to NRZI Encoder
            4. 6.5.1.1.4 Binary to MLT-3 Convertor
         2. 6.5.1.2 100BASE-TX Receiver
            1. 6.5.1.2.1  Analog Front End
            2. 6.5.1.2.2  Digital Signal Processor
               1. 6.5.1.2.2.1 Digital Adaptive Equalization and Gain Control
               2. 6.5.1.2.2.2 Base Line Wander Compensation
            3. 6.5.1.2.3  Signal Detect
            4. 6.5.1.2.4  MLT-3 to NRZI Decoder
            5. 6.5.1.2.5  NRZI to NRZ
            6. 6.5.1.2.6  Serial to Parallel
            7. 6.5.1.2.7  Descrambler
            8. 6.5.1.2.8  Code-group Alignment
            9. 6.5.1.2.9  4B/5B Decoder
            10. 6.5.1.2.10 100BASE-TX Link Integrity Monitor
            11. 6.5.1.2.11 Bad SSD Detection
         3. 6.5.1.3 10BASE-T Transceiver Module
            1. 6.5.1.3.1  Operational Modes
               1. 6.5.1.3.1.1 Half Duplex Mode
               2. 6.5.1.3.1.2 Full Duplex Mode
            2. 6.5.1.3.2  Smart Squelch
            3. 6.5.1.3.3  Collision Detection and SQE
            4. 6.5.1.3.4  Carrier Sense
            5. 6.5.1.3.5  Normal Link Pulse Detection/Generation
            6. 6.5.1.3.6  Jabber Function
            7. 6.5.1.3.7  Automatic Link Polarity Detection and Correction
            8. 6.5.1.3.8  Transmit and Receive Filtering
            9. 6.5.1.3.9  Transmitter
            10. 6.5.1.3.10 Receiver
   6. 6.6 Memory
      1. 6.6.1 Register Block
         1. 6.6.1.1 Register Definition
            1. 6.6.1.1.1 Basic Mode Control Register (BMCR)
            2. 6.6.1.1.2 Basic Mode Status Register (BMSR)
            3. 6.6.1.1.3 PHY Identifier Register #1 (PHYIDR1)
            4. 6.6.1.1.4 PHY Identifier Register #2 (PHYIDR2)
            5. 6.6.1.1.5 Auto-Negotiation Advertisement Register (ANAR)
            6. 6.6.1.1.6 Auto-Negotiation Link Partner Ability Register (ANLPAR) (BASE Page)
            7. 6.6.1.1.7 Auto-Negotiation Link Partner Ability Register (ANLPAR) (Next Page)
            8. 6.6.1.1.8 Auto-Negotiate Expansion Register (ANER)
            9. 6.6.1.1.9 Auto-Negotiation Next Page Transmit Register (ANNPTR)
         2. 6.6.1.2 Extended Registers
            1. 6.6.1.2.1  PHY Status Register (PHYSTS)
            2. 6.6.1.2.2  MII Interrupt Control Register (MICR)
            3. 6.6.1.2.3  MII Interrupt Status and Misc. Control Register (MISR)
            4. 6.6.1.2.4  False Carrier Sense Counter Register (FCSCR)
            5. 6.6.1.2.5  Receiver Error Counter Register (RECR)
            6. 6.6.1.2.6  100 Mb/s PCS Configuration and Status Register (PCSR)
            7. 6.6.1.2.7  RMII and Bypass Register (RBR)
            8. 6.6.1.2.8  LED Direct Control Register (LEDCR)
            9. 6.6.1.2.9  PHY Control Register (PHYCR)
            10. 6.6.1.2.10 10 Base-T Status/Control Register (10BTSCR)
            11. 6.6.1.2.11 CD Test and BIST Extensions Register (CDCTRL1)
            12. 6.6.1.2.12 Energy Detect Control (EDCR)
7. 7Application, Implementation, and Layout
   1. 7.1 Application Information
   2. 7.2 Typical Application
      1. 7.2.1 Design Requirements
         1. 7.2.1.1 TPI Network Circuit
         2. 7.2.1.2 Clock IN (X1) Requirements
            1. 7.2.1.2.1 Oscillator
            2. 7.2.1.2.2 Crystal
         3. 7.2.1.3 Power Feedback Circuit
            1. 7.2.1.3.1 Power Down and Interrupt
               1. 7.2.1.3.1.1 Power Down Control Mode
               2. 7.2.1.3.1.2 Interrupt Mechanisms
         4. 7.2.1.4 Magnetics
         5. 7.2.1.5 ESD Protection
      2. 7.2.2 Detailed Design Procedure
         1. 7.2.2.1 MAC Interface (MII/RMII)
            1. 7.2.2.1.1 Termination Requirement
            2. 7.2.2.1.2 Recommended Maximum Trace Length
         2. 7.2.2.2 Calculating Impedance
            1. 7.2.2.2.1 Microstrip Impedance - Single-Ended
            2. 7.2.2.2.2 Stripline Impedance - Single Ended
            3. 7.2.2.2.3 Microstrip Impedance - Differential
            4. 7.2.2.2.4 Stripline Impedance - Differential
      3. 7.2.3 Application Curves
   3. 7.3 Layout
      1. 7.3.1 Layout Guidelines
         1. 7.3.1.1 PCB Layout Considerations
         2. 7.3.1.2 PCB Layer Stacking
      2. 7.3.2 Layout Example
   4. 7.4 Power Supply Recommendations
8. 8Device and Documentation Support
   1. 8.1 Documentation Support
      1. 8.1.1 Related Documentation
   2. 8.2 Related Links
   3. 8.3 Trademarks
   4. 8.4 Electrostatic Discharge Caution
   5. 8.5 Glossary
9. 9Mechanical, Packaging, and Orderable Information