ZHCSTP2 November 2023 ADC34RF55
PRODUCTION DATA
The ADC34RF55 clock inputs must be AC-coupled to the device to provide the rated performance. The clock source must have low jitter (integrated phase noise) for the ADC to meet the stated SNR performance, especially when operating at higher input frequencies. The clock signal needs to be filtered with a band pass filter to remove some of the broad band clock noise.
The JESD204B data converter system (ADC and FPGA) requires additional SYSREF and device clocks. The LMK04828 or LMK04832 devices are used to generate these clocks. Depending on the ADC clock frequency and jitter requirements, the device can also be used as a system clock synthesizer, or as a device clock and SYSREF distribution device when using multiple ADC34RF5x devices in a system.