欧美做受三级级视频播放,亚洲高清无在码在线电影不卡,最近中文字幕视频2019年

SLVSA67F February 2010 – April 2020 TPS62400-Q1 , TPS62402-Q1 , TPS62404-Q1 , TPS62405-Q1

UNLESS OTHERWISE NOTED, this document contains PRODUCTION DATA.

封裝選項

機械數據 (封裝 | 引腳)

DRC|10
- MPDS117L

散熱焊盤機械數據 (封裝 | 引腳)

DRC|10
- QFND013N

訂購信息

9.5.1 Addressable Registers

Three registers with a data content of five bits are addressable. With 5-bit data content, 32 different values for each register are available. Table 1 shows the addressable registers to set the output voltage when the DEF_1 pin works as a digital input. In this case, converter 1 has a related register for each DEF_1 pin condition, and one register for converter 2. A high or low condition on pin DEF_1 (TPS62402-Q1, TPS62404-Q1, and
TPS62405-Q1) selects either the content of register REG_DEF_1_High or REG_DEF_1_Low, thus setting the output voltage of converter 1 according to the values in Table 4.

Table 2 shows the addressable registers if the DEF_1 pin acts as an analog input with external resistors connected. In this case, one register is available for each converter. The values in Table 5 set the output voltage of converter 1. Table 6 shows the available voltages for converter 2. Use of a precise internal resistor divider network to generate these output voltages makes external resistors unnecessary (less board space) and provides higher output-voltage accuracy. Enabling at least one of the converters (EN1 or EN2 is high) activates the interface. After the start-up time t_Start (170 μs), the interface is ready for data reception.

Table 1. Addressable Registers for Default Fixed-Output Voltage Options (PIN DEF_1 = Digital Input)

DEVICE	REGISTER	DESCRIPTION	DEF_1 PIN	A1	A0	D4
TPS62402-Q1, TPS62404-Q1, TPS62405-Q1	REG_DEF_1_High	Converter 1 output voltage setting for DEF_1 = High condition. The content of the register is active with the DEF_1 pin high.	High	0	1	Output voltage setting, see Table 4
	REG_DEF_1_Low	Converter 1 output voltage setting for DEF_1 = Low condition.	Low	0	0	Output voltage setting, see Table 4
	REG_DEF_2	Converter 2 output voltage	Not applicable	1	0	Output voltage setting, see Table 6
		Do not use		1	1

Table 2. Addressable Registers for Adjustable-Output Voltage Options (PIN DEF_1 = Analog Input)

DEVICE	REGISTER	DESCRIPTION	A1	A0	D4
TPS62400-Q1	REG_DEF_1_High	Not available
	REG_DEF_1_ Low	Converter 1 output-voltage setting	0	0	See Table 5
	REG_DEF_2	Converter 2 output voltage	1	0	See Table 6
		Do not use	1	1