SLVSHR0 May 2025 TPS2HCS08-Q1
PRODUCTION DATA
The CONFIG/ACTIVE state is where the device stays during normal operation when the outputs are OFF (CONFIG) or ON (ACTIVE). The difference between the two is that in the CONFIG state (with the outputs OFF) all of the registers can be configured. In the ACTIVE state with the outputs ON, the parallel configuration of the channel cannot be changed (PARALLEL_12 bit in the DEV_CONFIG register). The configuration registers (especially ones needed to successfully enable the channel) are expected to be written to before the outputs can be turned ON, when transitioning from the SLEEP state (and all the registers are lost). However, the configuration registers are retained while in the LPM state and so the device does not need to be reconfigured while tranisitioning from the LPM state to the ACTIVE state. The quiescent current draw from VBB, (IQ,VBB) and VDD, (IQ,VDD) is higher than in the other states to support the load and device diagnostics. SPI communication and diagnostics checks are fully supported in this state.
The device can be transitioned into the CONFIG state from the SLEEP state by the CSN pin going low (a dummy SPI command serves this purpose). The device completes the transition through all initializations and functional safety checks. The device transitions to and from the LIMP HOME state depending on the internal SPI watchdog monitor and the status of the LHI input pin. The device can transition into and out of the LPM state by a write to the LPM register.
In the CONFIG state, the device utilizes a gate to source pulldown to achieve the configured slew rate when the channel is enabled and disabled. As a result, when the channel is off there is a 1μA bias path to VOUT which creates a 1μA leakage current to VOUT. If there is no load on the output this can cause the output to float up. To reduce the open load VOUT voltage, the RSHRT_VBB pulldown resistor can be enabled to reduce the output voltage to low levels. The RSHRT_VBB pulldown resistor can be enabled through the OL_SVBB_EN_CHx [1:0] bits in the CHx_CONFIG registers. In SLEEP and LPM states, to achieve the lowest IQ the device instead utilizes a gate to ground pulldown so the 1μA bias path doesn't exist in these states.